default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDDavide Rossi
This is just a disambiguation page, and is not intended to be the bibliography of an actual person. Any publication listed on this page has not been assigned to an actual author yet. If you know the true author of one of the publications listed below, you are welcome to contact us.
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2025
[j77]Annalí Casanueva Artís, Davide Rossi
, Stefano Zacchiroli, Théo Zimmermann:
The impact of the COVID-19 pandemic on women's contribution to public code. Empir. Softw. Eng. 30(1): 25 (2025)- [j76]Paul Scheffler, Thomas Benz, Viviane Potocnik, Tim Fischer, Luca Colagrande, Nils Wistoff, Yichao Zhang, Luca Bertaccini, Gianmarco Ottavi, Manuel Eggimann, Matheus A. Cavalcante, Gianna Paulin, Frank K. Gürkaynak, Davide Rossi, Luca Benini:
Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12-nm FinFET. IEEE J. Solid State Circuits 60(4): 1324-1338 (2025) - [j75]Michael Rogenmoser, Yvan Tortorella, Davide Rossi, Francesco Conti, Luca Benini:
Hybrid Modular Redundancy: Exploring Modular Redundancy Approaches in RISC-V Multi-core Computing Clusters for Reliable Processing in Space. ACM Trans. Cyber Phys. Syst. 9(1): 8:1-8:29 (2025) - [i65]Paul Scheffler, Thomas Benz, Viviane Potocnik, Tim Fischer, Luca Colagrande, Nils Wistoff, Yichao Zhang, Luca Bertaccini, Gianmarco Ottavi, Manuel Eggimann, Matheus A. Cavalcante, Gianna Paulin, Frank K. Gürkaynak, Davide Rossi, Luca Benini:
Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET. CoRR abs/2501.07330 (2025) - [i64]Thomas Benz, Alessandro Ottaviano, Chaoqun Liang, Robert Balas, Angelo Garofalo, Francesco Restuccia, Alessandro Biondi, Davide Rossi, Luca Benini:
AXI-REALM: Safe, Modular and Lightweight Traffic Monitoring and Regulation for Heterogeneous Mixed-Criticality Systems. CoRR abs/2501.10161 (2025) - [i63]Chaoqun Liang, Thomas Benz, Alessandro Ottaviano, Angelo Garofalo, Luca Benini, Davide Rossi:
Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring. CoRR abs/2501.17605 (2025) - [i62]Angelo Garofalo, Alessandro Ottaviano, Matteo Perotti, Thomas Benz, Yvan Tortorella, Robert Balas, Michael Rogenmoser, Chi Zhang, Luca Bertaccini, Nils Wistoff, Maicol Ciani, Cyril Koenig, Mattia Sinigaglia, Luca Valente, Paul Scheffler, Manuel Eggimann, Matheus A. Cavalcante, Francesco Restuccia, Alessandro Biondi, Francesco Conti, Frank K. Gürkaynak, Davide Rossi, Luca Benini:
A Reliable, Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications. CoRR abs/2502.18953 (2025) - [i61]Mattia Sinigaglia, Amirhossein Kiamarzi, Marco Bertuletti, Luigi Ghionda, Mattia Orlandi, Riccardo Tedeschi, Aurora Di Giampietro, Yvan Tortorella, Luca Bertaccini, Simone Benatti, Giuseppe Tagliavini, Luca Benini, Francesco Conti, Davide Rossi:
Maestro: A 302 GFLOPS/W and 19.8GFLOPS RISC-V Vector-Tensor Architecture for Wearable Ultrasound Edge Computing. CoRR abs/2503.04581 (2025) - 2024
- [j74]Alessandro Ottaviano, Robert Balas, Giovanni Bambini, Antonio del Vecchio, Maicol Ciani, Davide Rossi, Luca Benini, Andrea Bartolini:
ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation. Int. J. Parallel Program. 52(1-2): 93-123 (2024) - [j73]Francesco Conti, Gianna Paulin, Angelo Garofalo, Davide Rossi, Alfio Di Mauro, Georg Rutishauser, Gianmarco Ottavi, Manuel Eggimann, Hayate Okuhara, Luca Benini:
Marsellus: A Heterogeneous RISC-V AI-IoT End-Node SoC With 2-8 b DNN Acceleration and 30%-Boost Adaptive Body Biasing. IEEE J. Solid State Circuits 59(1): 128-142 (2024) - [j72]Arpan Suravi Prasad, Moritz Scherer, Francesco Conti, Davide Rossi, Alfio Di Mauro, Manuel Eggimann, Jorge Tomás Gómez, Ziyun Li, Syed Shakib Sarwar, Zhao Wang, Barbara De Salvo, Luca Benini:
Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality With At-MRAM Neural Engine. IEEE J. Solid State Circuits 59(7): 2055-2069 (2024) - [j71]Luca Valente, Francesco Restuccia, Davide Rossi, Ryan Kastner, Luca Benini:
TOP: Towards Open & Predictable Heterogeneous SoCs. IEEE Trans. Computers 73(12): 2678-2692 (2024) - [j70]Luca Valente, Alessandro Nadalini, Asif Hussain Chiralil Veeran, Mattia Sinigaglia, Bruno Sá, Nils Wistoff, Yvan Tortorella, Simone Benatti, Rafail Psiakis, Ari Kulmala, Baker Mohammad, Sandro Pinto, Daniele Palossi, Luca Benini, Davide Rossi:
A Heterogeneous RISC-V Based SoC for Secure Nano-UAV Navigation. IEEE Trans. Circuits Syst. I Regul. Pap. 71(5): 2266-2279 (2024) - [c136]Matteo Perotti, Michele Raeber, Mattia Sinigaglia, Matheus A. Cavalcante, Davide Rossi, Luca Benini:
Spatzformer: An Efficient Reconfigurable Dual-Core RISC-V V Cluster for Mixed Scalar-Vector Workloads. ASAP 2024: 172-173 - [c135]Amirhossein Kiamarzi, Davide Rossi, Giuseppe Tagliavini:
QR-PULP: Streamlining QR Decomposition for RISC-V Parallel Ultra-Low-Power Platforms. CF 2024 - [c134]Chaoqun Liang, Alessandro Ottaviano, Thomas Benz, Mattia Sinigaglia, Luca Benini, Angelo Garofalo, Davide Rossi:
A Gigabit, DMA-enhanced Open-Source Ethernet Controller for Mixed-Criticality Systems. CF (Companion) 2024 - [c133]Emanuele Parisi, Alberto Musa, Maicol Ciani, Francesco Barchi, Davide Rossi, Andrea Bartolini, Andrea Acquaviva:
Assessing the Performance of OpenTitan as Cryptographic Accelerator in Secure Open-Hardware System-on-Chips. CF 2024 - [c132]Emanuele Parisi, Alberto Musa, Simone Manoni, Maicol Ciani, Davide Rossi, Francesco Barchi, Andrea Bartolini, Andrea Acquaviva:
TitanCFI: Toward Enforcing Control-Flow Integrity in the Root -of- Trust. DATE 2024: 1-6 - [c131]Gianna Paulin, Paul Scheffler, Thomas Benz, Matheus A. Cavalcante, Tim Fischer, Manuel Eggimann, Yichao Zhang, Nils Wistoff, Luca Bertaccini, Luca Colagrande, Gianmarco Ottavi, Frank K. Gürkaynak, Davide Rossi, Luca Benini:
Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-Based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET. VLSI Technology and Circuits 2024: 1-2 - [i60]Emanuele Parisi, Alberto Musa, Simone Manoni, Maicol Ciani, Davide Rossi, Francesco Barchi, Andrea Bartolini, Andrea Acquaviva:
TitanCFI: Toward Enforcing Control-Flow Integrity in the Root-of-Trust. CoRR abs/2401.02567 (2024) - [i59]Luca Valente, Alessandro Nadalini, Asif Veeran, Mattia Sinigaglia, Bruno Sá, Nils Wistoff, Yvan Tortorella, Simone Benatti, Rafail Psiakis, Ari Kulmala, Baker Mohammad, Sandro Pinto, Daniele Palossi, Luca Benini, Davide Rossi:
A Heterogeneous RISC-V based SoC for Secure Nano-UAV Navigation. CoRR abs/2401.03531 (2024) - [i58]Luca Valente, Francesco Restuccia, Davide Rossi, Ryan Kastner, Luca Benini:
TOP: Towards Open & Predictable Heterogeneous SoCs. CoRR abs/2401.15639 (2024) - [i57]Emanuele Parisi, Alberto Musa, Maicol Ciani, Francesco Barchi, Davide Rossi, Andrea Bartolini, Andrea Acquaviva:
Assessing the Performance of OpenTitan as Cryptographic Accelerator in Secure Open-Hardware System-on-Chips. CoRR abs/2402.10395 (2024) - [i56]Chaoqun Liang, Alessandro Ottaviano, Thomas Benz, Mattia Sinigaglia, Luca Benini, Angelo Garofalo, Davide Rossi:
A Gigabit, DMA-enhanced Open-Source Ethernet Controller for Mixed-Criticality Systems. CoRR abs/2406.06394 (2024) - [i55]Maicol Ciani, Emanuele Parisi, Alberto Musa, Francesco Barchi, Andrea Bartolini, Ari Kulmala, Rafail Psiakis, Angelo Garofalo, Andrea Acquaviva, Davide Rossi:
Unleashing OpenTitan's Potential: a Silicon-Ready Embedded Secure Element for Root of Trust and Cryptographic Offloading. CoRR abs/2406.11558 (2024) - [i54]Gianna Paulin, Paul Scheffler, Thomas Benz, Matheus A. Cavalcante, Tim Fischer, Manuel Eggimann, Yichao Zhang, Nils Wistoff, Luca Bertaccini, Luca Colagrande, Gianmarco Ottavi, Frank K. Gürkaynak, Davide Rossi, Luca Benini:
Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET. CoRR abs/2406.15068 (2024) - [i53]Matteo Perotti, Michele Raeber, Mattia Sinigaglia, Matheus A. Cavalcante, Davide Rossi, Luca Benini:
Spatzformer: An Efficient Reconfigurable Dual-Core RISC-V V Cluster for Mixed Scalar-Vector Workloads. CoRR abs/2407.05447 (2024) - [i52]Riccardo Tedeschi, Luca Valente, Gianmarco Ottavi, Enrico Zelioli, Nils Wistoff, Massimiliano Giacometti, Abdul Basit Sajjad, Luca Benini, Davide Rossi:
Culsans: An Efficient Snoop-based Coherency Unit for the CVA6 Open Source RISC-V application processor. CoRR abs/2407.19895 (2024) - [i51]Annalí Casanueva Artís, Davide Rossi, Stefano Zacchiroli, Théo Zimmermann:
The Impact of the COVID-19 Pandemic on Women's Contribution to Public Code. CoRR abs/2410.01454 (2024) - [i50]Andrea Belano, Yvan Tortorella, Angelo Garofalo, Luca Benini, Davide Rossi, Francesco Conti:
A Flexible Template for Edge Generative AI with High-Accuracy Accelerated Softmax & GELU. CoRR abs/2412.06321 (2024) - [i49]Francesco Conti, Angelo Garofalo, Davide Rossi, Giuseppe Tagliavini, Luca Benini:
Open-Source Heterogeneous SoCs for AI: The PULP Platform Experience. CoRR abs/2412.20391 (2024) - 2023
- [j69]Yvan Tortorella, Luca Bertaccini, Luca Benini, Davide Rossi, Francesco Conti:
RedMule: A mixed-precision matrix-matrix operation engine for flexible and energy-efficient on-chip linear algebra and TinyML training acceleration. Future Gener. Comput. Syst. 149: 122-135 (2023) - [j68]Binyamin Frankel, Eyal Sarfati, Davide Rossi, Shmuel Wimer:
Energy Efficiency of Opportunistic Refreshing for Gain-Cell Embedded DRAM. IEEE Trans. Circuits Syst. I Regul. Pap. 70(4): 1605-1612 (2023) - [j67]Gianmarco Ottavi, Angelo Garofalo, Giuseppe Tagliavini, Francesco Conti, Alfio Di Mauro, Luca Benini, Davide Rossi:
Dustin: A 16-Cores Parallel Ultra-Low-Power Cluster With 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode. IEEE Trans. Circuits Syst. I Regul. Pap. 70(6): 2450-2463 (2023) - [j66]Jie Chen, Igor Loi, Eric Flamand, Giuseppe Tagliavini, Luca Benini, Davide Rossi:
Scalable Hierarchical Instruction Cache for Ultralow-Power Processors Clusters. IEEE Trans. Very Large Scale Integr. Syst. 31(4): 456-469 (2023) - [j65]Bruno Sá, Luca Valente, José Martins, Davide Rossi, Luca Benini, Sandro Pinto:
CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration. IEEE Trans. Very Large Scale Integr. Syst. 31(11): 1713-1726 (2023) - [j64]Sergi Abadal, Robert Guirado, Hamidreza Taghvaee, Akshay Jain, Elana Pereira de Santana, Peter Haring Bolívar, Mohamed Saeed, Renato Negra, Zhenxing Wang, Kun-Ta Wang, Max Christian Lemme, Joshua Alexander Harrison Klein, Marina Zapater, Alexandre Levisse, David Atienza, Davide Rossi, Francesco Conti, Martino Dazzi, Geethan Karunaratne, Irem Boybat, Abu Sebastian:
Graphene-Based Wireless Agile Interconnects for Massive Heterogeneous Multi-Chip Processors. IEEE Wirel. Commun. 30(4): 162-169 (2023) - [c130]Vikram Jain, Matheus A. Cavalcante, Nazareno Bruschi, Michael Rogenmoser, Thomas Benz, Andreas Kurth, Davide Rossi, Luca Benini, Marian Verhelst:
PATRONoC: Parallel AXI Transport Reducing Overhead for Networks-on-Chip targeting Multi-Accelerator DNN Platforms at the Edge. DAC 2023: 1-6 - [c129]Nazareno Bruschi, Giuseppe Tagliavini, Angelo Garofalo, Francesco Conti, Irem Boybat, Luca Benini, Davide Rossi:
End-to-End DNN Inference on a Massively Parallel Analog In Memory Computing Architecture. DATE 2023: 1-6 - [c128]Seyed Ahmad Mirsalari, Giuseppe Tagliavini, Davide Rossi, Luca Benini:
TransLib: A Library to Explore Transprecision Floating-Point Arithmetic on Multi-Core IoT End-Nodes. DATE 2023: 1-2 - [c127]Luca Valente, Yvan Tortorella, Mattia Sinigaglia, Giuseppe Tagliavini, Alessandro Capotondi, Luca Benini, Davide Rossi:
HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC. DATE 2023: 1-6 - [c126]Gianmarco Ottavi, Florian Zaruba, Luca Benini, Davide Rossi:
Reducing Load-Use Dependency-Induced Performance Penalty in the Open-Source RISC-V CVA6 CPU. DSD 2023: 429-435 - [c125]Moritz Scherer, Manuel Eggimann, Alfio Di Mauro, Arpan Suravi Prasad, Francesco Conti, Davide Rossi, Jorge Tomás Gómez, Ziyun Li, Syed Shakib Sarwar, Zhao Wang, Barbara De Salvo, Luca Benini:
Siracusa: A Low-Power On-Sensor RISC-V SoC for Extended Reality Visual Processing in 16nm CMOS. ESSCIRC 2023: 217-220 - [c124]Luca Valente, Asif Veeran, Mattia Sinigaglia, Yvan Tortorella, Alessandro Nadalini, Nils Wistoff, Bruno Sá, Angelo Garofalo, Rafail Psiakis, M. Tolba, Ari Kulmala, Nimisha Limaye, Ozgur Sinanoglu, Sandro Pinto, Daniele Palossi, Luca Benini, Baker Mohammad, Davide Rossi:
Shaheen: An Open, Secure, and Scalable RV64 SoC for Autonomous Nano-UAVs. HCS 2023: 1-12 - [c123]Maicol Ciani, Stefano Bonato, Rafail Psiakis, Angelo Garofalo, Luca Valente, Suresh Sugumar, Alessandro Giusti, Davide Rossi, Daniele Palossi:
Cyber Security aboard Micro Aerial Vehicles: An OpenTitan-based Visual Communication Use Case. ISCAS 2023: 1-5 - [c122]Mattia Sinigaglia, Luca Bertaccini, Luca Valente, Angelo Garofalo, Simone Benatti, Luca Benini, Francesco Conti, Davide Rossi:
ECHOES: a 200 GOPS/W Frequency Domain SoC with FFT Processor and I2S DSP for Flexible Data Acquisition from Microphone Arrays. ISCAS 2023: 1-5 - [c121]Francesco Conti, Davide Rossi, Gianna Paulin, Angelo Garofalo, Alfio Di Mauro, Georg Rutishauser, Gianmarco Ottavi, Manuel Eggimann, Hayate Okuhara, Vincent Huard, Olivier Montfort, Lionel Jure, Nils Exibard, Pascal Gouedo, Mathieu Louvat, Emmanuel Botte, Luca Benini:
A 12.4TOPS/W @ 136GOPS AI-IoT System-on-Chip with 16 RISC-V, 2-to-8b Precision-Scalable DNN Acceleration and 30%-Boost Adaptive Body Biasing. ISSCC 2023: 326-327 - [c120]Alessandro Nadalini, Georg Rutishauser, Alessio Burrello, Nazareno Bruschi, Angelo Garofalo, Luca Benini, Francesco Conti, Davide Rossi:
A 3 TOPS/W RISC-V Parallel Cluster for Inference of Fine-Grain Mixed-Precision Quantized Neural Networks. ISVLSI 2023: 1-6 - [i48]Yvan Tortorella, Luca Bertaccini, Luca Benini, Davide Rossi, Francesco Conti:
RedMule: A Mixed-Precision Matrix-Matrix Operation Engine for Flexible and Energy-Efficient On-Chip Linear Algebra and TinyML Training Acceleration. CoRR abs/2301.03904 (2023) - [i47]Bruno Sá, Luca Valente, José Martins, Davide Rossi, Luca Benini, Sandro Pinto:
CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration. CoRR abs/2302.02969 (2023) - [i46]Michael Rogenmoser, Yvan Tortorella, Davide Rossi, Francesco Conti, Luca Benini:
Hybrid Modular Redundancy: Exploring Modular Redundancy Approaches in RISC-V Multi-Core Computing Clusters for Reliable Processing in Space. CoRR abs/2303.08706 (2023) - [i45]Maicol Ciani, Stefano Bonato, Rafail Psiakis, Angelo Garofalo, Luca Valente, Suresh Sugumar, Alessandro Giusti, Davide Rossi, Daniele Palossi:
Cyber Security aboard Micro Aerial Vehicles: An OpenTitan-based Visual Communication Use Case. CoRR abs/2303.16554 (2023) - [i44]Angelo Garofalo, Yvan Tortorella, Matteo Perotti, Luca Valente, Alessandro Nadalini, Luca Benini, Davide Rossi, Francesco Conti:
DARKSIDE: A Heterogeneous RISC-V Compute Cluster for Extreme-Edge On-Chip DNN Inference and Training. CoRR abs/2303.17954 (2023) - [i43]Mattia Sinigaglia, Luca Bertaccini, Luca Valente, Angelo Garofalo, Simone Benatti, Luca Benini, Francesco Conti, Davide Rossi:
Echoes: a 200 GOPS/W Frequency Domain SoC with FFT Processor and I2S DSP for Flexible Data Acquisition from Microphone Arrays. CoRR abs/2305.07325 (2023) - [i42]Francesco Conti, Gianna Paulin, Davide Rossi, Alfio Di Mauro, Georg Rutishauser, Gianmarco Ottavi, Manuel Eggimann, Hayate Okuhara, Luca Benini:
Marsellus: A Heterogeneous RISC-V AI-IoT End-Node SoC with 2-to-8b DNN Acceleration and 30%-Boost Adaptive Body Biasing. CoRR abs/2305.08415 (2023) - [i41]Alessandro Ottaviano, Robert Balas, Giovanni Bambini, Antonio del Vecchio, Maicol Ciani, Davide Rossi, Luca Benini, Andrea Bartolini:
ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation. CoRR abs/2306.09501 (2023) - [i40]Alessandro Nadalini, Georg Rutishauser, Alessio Burrello, Nazareno Bruschi, Angelo Garofalo, Luca Benini, Francesco Conti, Davide Rossi:
A 3 TOPS/W RISC-V Parallel Cluster for Inference of Fine-Grain Mixed-Precision Quantized Neural Networks. CoRR abs/2307.01056 (2023) - [i39]Vikram Jain, Matheus A. Cavalcante, Nazareno Bruschi, Michael Rogenmoser, Thomas Benz, Andreas Kurth, Davide Rossi, Luca Benini, Marian Verhelst:
PATRONoC: Parallel AXI Transport Reducing Overhead for Networks-on-Chip targeting Multi-Accelerator DNN Platforms at the Edge. CoRR abs/2308.00154 (2023) - [i38]Jie Chen, Igor Loi, Eric Flamand, Giuseppe Tagliavini, Luca Benini, Davide Rossi:
Scalable Hierarchical Instruction Cache for Ultra-Low-Power Processors Clusters. CoRR abs/2309.01299 (2023) - [i37]Arpan Suravi Prasad, Moritz Scherer, Francesco Conti, Davide Rossi, Alfio Di Mauro, Manuel Eggimann, Jorge Tomás Gómez, Ziyun Li, Syed Shakib Sarwar, Zhao Wang, Barbara De Salvo, Luca Benini:
Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine. CoRR abs/2312.14750 (2023) - 2022
- [j63]Angelo Garofalo, Gianmarco Ottavi, Francesco Conti, Geethan Karunaratne, Irem Boybat, Luca Benini, Davide Rossi:
A Heterogeneous In-Memory Computing Cluster for Flexible End-to-End Inference of Real-World Deep Neural Networks. IEEE J. Emerg. Sel. Topics Circuits Syst. 12(2): 422-435 (2022) - [j62]Davide Rossi, Francesco Conti, Manuel Eggimann, Alfio Di Mauro, Giuseppe Tagliavini, Stefan Mach, Marco Guermandi, Antonio Pullini, Igor Loi, Jie Chen, Eric Flamand, Luca Benini:
Vega: A Ten-Core SoC for IoT Endnodes With DNN Acceleration and Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode. IEEE J. Solid State Circuits 57(1): 127-139 (2022) - [j61]Fabio Montagna, Stefan Mach, Simone Benatti, Angelo Garofalo, Gianmarco Ottavi, Luca Benini, Davide Rossi, Giuseppe Tagliavini:
A Low-Power Transprecision Floating-Point Cluster for Efficient Near-Sensor Data Analytics. IEEE Trans. Parallel Distributed Syst. 33(5): 1038-1053 (2022) - [c119]Nazareno Bruschi, Giuseppe Tagliavini, Francesco Conti, Sergi Abadal, Albert Cabellos-Aparicio, Eduard Alarcón, Geethan Karunaratne, Irem Boybat, Luca Benini, Davide Rossi:
Scale up your In-Memory Accelerator: Leveraging Wireless-on-Chip Communication for AIMC-based CNN Inference. AICAS 2022: 170-173 - [c118]Yvan Tortorella, Luca Bertaccini, Davide Rossi, Luca Benini, Francesco Conti:
RedMulE: A Compact FP16 Matrix-Multiplication Accelerator for Adaptive Deep Learning on RISC-V-Based Ultra-Low-Power SoCs. DATE 2022: 1099-1102 - [c117]Angelo Garofalo, Matteo Perotti, Luca Valente, Yvan Tortorella, Alessandro Nadalini, Luca Benini, Davide Rossi, Francesco Conti:
Darkside: 2.6GFLOPS, 8.7mW Heterogeneous RISC-V Cluster for Extreme-Edge On-Chip DNN Inference and Training. ESSCIRC 2022: 273-276 - [c116]Alfio Di Mauro, Moritz Scherer, Davide Rossi, Luca Benini:
Kraken: A Direct Event/Frame-Based Multi-sensor Fusion SoC for Ultra-Efficient Visual Processing in Nano-UAVs. HCS 2022: 1-19 - [c115]Davide Rossi, Stefano Zacchiroli:
Worldwide Gender Differences in Public Code Contributions and how they have been affected by the COVID-19 pandemic. ICSE-SEIS 2022: 172-183 - [c114]Alex Coto, Franco Barbanera, Ivan Lanese, Davide Rossi, Emilio Tuosto:
On Formal Choreographic Modelling: A Case Study in EU Business Processes. ISoLA (1) 2022: 205-219 - [c113]Davide Rossi, Stefano Zacchiroli:
Geographic Diversity in Public Code Contributions: An Exploratory Large-Scale Study Over 50 Years. MSR 2022: 80-85 - [c112]Alessandro Ottaviano, Robert Balas, Giovanni Bambini, Corrado Bonfanti, Simone Benatti, Davide Rossi, Luca Benini, Andrea Bartolini:
ControlPULP: A RISC-V Power Controller for HPC Processors with Parallel Control-Law Computation Acceleration. SAMOS 2022: 120-135 - [c111]Luca Bedogni, Sebastiano Manfredini, Francesco Poggi, Davide Rossi:
WISE: A Semantic and Interoperable Web of Things Architecture for Smart Environments. WF-IoT 2022: 1-6 - [d1]Davide Rossi, Stefano Zacchiroli:
Geographic Diversity in Public Code Contributions - Replication Package. Zenodo, 2022
- [i36]Angelo Garofalo, Gianmarco Ottavi, Francesco Conti, Geethan Karunaratne, Irem Boybat, Luca Benini, Davide Rossi:
A Heterogeneous In-Memory Computing Cluster For Flexible End-to-End Inference of Real-World Deep Neural Networks. CoRR abs/2201.01089 (2022) - [i35]Nazareno Bruschi, Germain Haugou, Giuseppe Tagliavini, Francesco Conti, Luca Benini, Davide Rossi:
GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors. CoRR abs/2201.08166 (2022) - [i34]Gianmarco Ottavi, Angelo Garofalo, Giuseppe Tagliavini, Francesco Conti, Alfio Di Mauro, Luca Benini, Davide Rossi:
Dustin: A 16-Cores Parallel Ultra-Low-Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode. CoRR abs/2201.08656 (2022) - [i33]Davide Rossi, Stefano Zacchiroli:
Worldwide Gender Differences in Public Code Contributions. CoRR abs/2202.07278 (2022) - [i32]Davide Rossi, Stefano Zacchiroli:
Geographic Diversity in Public Code Contributions. CoRR abs/2203.15369 (2022) - [i31]Yvan Tortorella, Luca Bertaccini, Davide Rossi, Luca Benini, Francesco Conti:
RedMulE: A Compact FP16 Matrix-Multiplication Accelerator for Adaptive Deep Learning on RISC-V-Based Ultra-Low-Power SoCs. CoRR abs/2204.11192 (2022) - [i30]Nazareno Bruschi, Giuseppe Tagliavini, Francesco Conti, Sergi Abadal, Albert Cabellos-Aparicio, Eduard Alarcón, Geethan Karunaratne, Irem Boybat, Luca Benini, Davide Rossi:
Scale up your In-Memory Accelerator: Leveraging Wireless-on-Chip Communication for AIMC-based CNN Inference. CoRR abs/2206.04796 (2022) - [i29]Alfio Di Mauro, Moritz Scherer, Davide Rossi, Luca Benini:
Kraken: A Direct Event/Frame-Based Multi-sensor Fusion SoC for Ultra-Efficient Visual Processing in Nano-UAVs. CoRR abs/2209.01065 (2022) - [i28]Nazareno Bruschi, Giuseppe Tagliavini, Angelo Garofalo, Francesco Conti, Irem Boybat, Luca Benini, Davide Rossi:
End-to-End DNN Inference on a Massively Parallel Analog In Memory Computing Architecture. CoRR abs/2211.12877 (2022) - [i27]Luca Valente, Yvan Tortorella, Mattia Sinigaglia, Giuseppe Tagliavini, Alessandro Capotondi, Luca Benini, Davide Rossi:
HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC. CoRR abs/2211.14944 (2022) - 2021
- [j60]Alessio Burrello, Angelo Garofalo, Nazareno Bruschi, Giuseppe Tagliavini, Davide Rossi, Francesco Conti:
DORY: Automatic End-to-End Deployment of Real-World DNNs on Low-Cost IoT MCUs. IEEE Trans. Computers 70(8): 1253-1268 (2021) - [j59]Ahmed Elnaqib, Hayate Okuhara, Taekwang Jang, Davide Rossi, Luca Benini:
A 0.5GHz 0.35mW LDO-Powered Constant-Slope Phase Interpolator With 0.22% INL. IEEE Trans. Circuits Syst. II Express Briefs 68(1): 156-160 (2021) - [j58]Angelo Garofalo, Giuseppe Tagliavini, Francesco Conti, Luca Benini, Davide Rossi:
XpulpNN: Enabling Energy Efficient and Flexible Inference of Quantized Neural Networks on RISC-V Based IoT End Nodes. IEEE Trans. Emerg. Top. Comput. 9(3): 1489-1505 (2021) - [j57]Florian Glaser, Giuseppe Tagliavini, Davide Rossi, Germain Haugou, Qiuting Huang, Luca Benini:
Energy-Efficient Hardware-Accelerated Synchronization for Shared-L1-Memory Multiprocessor Clusters. IEEE Trans. Parallel Distributed Syst. 32(3): 633-648 (2021) - [j56]Pasquale Davide Schiavone, Davide Rossi, Alfio Di Mauro, Frank K. Gürkaynak, Timothy Saxe, Mao Wang, Ket Chong Yap, Luca Benini:
Arnold: An eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End Nodes. IEEE Trans. Very Large Scale Integr. Syst. 29(4): 677-690 (2021) - [j55]Pierpaolo Palestri, Ahmed Elnaqib, Davide Menin, Klaid Shyti, Francesco Brandonisio, Andrea Bandiziol, Davide Rossi, Roberto Nonis:
Analytical Modeling of Jitter in Bang-Bang CDR Circuits Featuring Phase Interpolation. IEEE Trans. Very Large Scale Integr. Syst. 29(7): 1392-1401 (2021) - [j54]Hayate Okuhara, Ahmed Elnaqib, Martino Dazzi, Pierpaolo Palestri, Simone Benatti, Luca Benini, Davide Rossi:
A Fully Integrated 5-mW, 0.8-Gbps Energy-Efficient Chip-to-Chip Data Link for Ultralow-Power IoT End-Nodes in 65-nm CMOS. IEEE Trans. Very Large Scale Integr. Syst. 29(10): 1800-1811 (2021) - [c110]Gianmarco Ottavi, Geethan Karunaratne, Francesco Conti, Irem Boybat, Luca Benini, Davide Rossi:
End-to-end 100-TOPS/W Inference With Analog In-Memory Computing: Are We There Yet? AICAS 2021: 1-4 - [c109]Fabio Montagna, Giuseppe Tagliavini, Davide Rossi, Angelo Garofalo, Luca Benini:
Streamlining the OpenMP Programming Model on Ultra-Low-Power Multi-core MCUs. ARCS 2021: 167-182 - [c108]Angelo Garofalo, Giuseppe Tagliavini, Francesco Conti, Luca Benini, Davide Rossi:
XpulpNN: Enabling Energy Efficient and Flexible Inference of Quantized Neural Networks on RISC-V based IoT End Nodes. ARITH 2021: 53 - [c107]Joshua Alexander Harrison Klein, Alexandre Levisse, Giovanni Ansaloni, David Atienza, Marina Zapater, Martino Dazzi, Geethan Karunaratne, Irem Boybat, Abu Sebastian, Davide Rossi, Francesco Conti, Elana Pereira de Santana, Peter Haring Bolívar, Mohamed Saeed, Renato Negra, Zhenxing Wang, Kun-Ta Wang, Max Christian Lemme, Akshay Jain, Robert Guirado, Hamidreza Taghvaee, Sergi Abadal:
Architecting more than Moore: wireless plasticity for massive heterogeneous computer architectures (WiPLASH). CF 2021: 191-193 - [c106]Angelo Garofalo, Gianmarco Ottavi, Alfio Di Mauro, Francesco Conti, Giuseppe Tagliavini, Luca Benini, Davide Rossi:
A 1.15 TOPS/W, 16-Cores Parallel Ultra-Low Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode. ESSCIRC 2021: 267-270 - [c105]Nazareno Bruschi, Germain Haugou, Giuseppe Tagliavini, Francesco Conti, Luca Benini, Davide Rossi:
GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors. ICCD 2021: 409-416 - [c104]Davide Rossi, Francesco Conti, Manuel Eggimann, Stefan Mach, Alfio Di Mauro, Marco Guermandi, Giuseppe Tagliavini, Antonio Pullini, Igor Loi, Jie Chen, Eric Flamand, Luca Benini:
4.4 A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μW Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode. ISSCC 2021: 60-62 - [c103]Luca Valente, Davide Rossi, Luca Benini:
Hardware-In-The Loop Emulation for Agile Co-Design of Parallel Ultra-Low Power IoT Processors. VLSI-SoC 2021: 1-6 - [i26]Gianmarco Ottavi, Geethan Karunaratne, Francesco Conti, Irem Boybat, Luca Benini, Davide Rossi:
End-to-end 100-TOPS/W Inference With Analog In-Memory Computing: Are We There Yet? CoRR abs/2109.01404 (2021) - [i25]Hayate Okuhara, Ahmed Elnaqib, Martino Dazzi, Pierpaolo Palestri, Simone Benatti, Luca Benini, Davide Rossi:
A Fully-Integrated 5mW, 0.8Gbps Energy-Efficient Chip-to-Chip Data Link for Ultra-Low-Power IoT End-Nodes in 65-nm CMOS. CoRR abs/2109.01961 (2021) - [i24]Davide Rossi, Francesco Conti, Manuel Eggimann, Alfio Di Mauro, Giuseppe Tagliavini, Stefan Mach, Marco Guermandi, Antonio Pullini, Igor Loi, Jie Chen, Eric Flamand, Luca Benini:
Vega: A 10-Core SoC for IoT End-Nodes with DNN Acceleration and Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode. CoRR abs/2110.09101 (2021) - 2020
- [j53]Hesam Zolfaghari, Davide Rossi, Walter Cerroni, Hayate Okuhara, Carla Raffaelli, Jari Nurmi:
Flexible Software-Defined Packet Processing Using Low-Area Hardware. IEEE Access 8: 98929-98945 (2020) - [j52]Benoît W. Denkinger, Flavio Ponzina, Soumya Basu, Andrea Bonetti, Szabolcs Balási, Martino Ruggiero, Miguel Peón Quirós, Davide Rossi, Andreas Burg, David Atienza:
Impact of Memory Voltage Scaling on Accuracy and Resilience of Deep Learning Based Edge Devices. IEEE Des. Test 37(2): 84-92 (2020) - [j51]Paolo Meloni, Daniela Loi, Gianfranco Deriu, Marco Carreras, Francesco Conti, Alessandro Capotondi, Davide Rossi:
Exploring NEURAghe: A Customizable Template for APSoC-Based CNN Inference at the Edge. IEEE Embed. Syst. Lett. 12(2): 62-65 (2020) - [j50]Ester Giallonardo, Francesco Poggi, Davide Rossi, Eugenio Zimeo:
Semantics-Driven Programming of Self-Adaptive Reactive Systems. Int. J. Softw. Eng. Knowl. Eng. 30(6): 805-834 (2020) - [j49]Alfio Di Mauro, Davide Rossi, Antonio Pullini, Philippe Flatresse, Luca Benini:
Performance-aware predictive-model-based on-chip body-bias regulation strategy for an ULP multi-core cluster in 28 nm UTBB FD-SOI. Integr. 72: 194-207 (2020) - [j48]Hesam Zolfaghari, Davide Rossi, Jari Nurmi:
A custom processor for protocol-independent packet parsing. Microprocess. Microsystems 72 (2020) - [j47]Elisabetta De Giovanni, Fabio Montagna, Benoît W. Denkinger, Simone Machetti, Miguel Peón Quirós, Simone Benatti, Davide Rossi, Luca Benini, David Atienza:
Modular Design and Optimization of Biomedical Applications for Ultralow Power Heterogeneous Platforms. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(11): 3821-3832 (2020) - [j46]Francesco Renzini, Claudio Mucci, Davide Rossi, Eleonora Franchi Scarselli, Roberto Canegallo:
A Fully Programmable eFPGA-Augmented SoC for Smart Power Applications. IEEE Trans. Circuits Syst. I Regul. Pap. 67-I(2): 489-501 (2020) - [j45]Alfio Di Mauro, Francesco Conti, Pasquale Davide Schiavone, Davide Rossi, Luca Benini:
Always-On 674μ W@4GOP/s Error Resilient Binary Neural Networks With Aggressive SRAM Voltage Scaling on a 22-nm IoT End-Node. IEEE Trans. Circuits Syst. 67-I(11): 3905-3918 (2020) - [c102]Pasquale Davide Schiavone, Davide Rossi, Yan Liu, Simone Benatti, Song Luan, Ian Williams, Luca Benini, Timothy G. Constandinou:
Neuro-PULP: A Paradigm Shift Towards Fully Programmable Platforms for Neural Interfaces. AICAS 2020: 50-54 - [c101]Nazareno Bruschi, Angelo Garofalo, Francesco Conti, Giuseppe Tagliavini, Davide Rossi:
Enabling mixed-precision quantized neural networks in extreme-edge devices. CF 2020: 217-220 - [c100]Angelo Garofalo, Giuseppe Tagliavini, Francesco Conti, Davide Rossi, Luca Benini:
XpulpNN: Accelerating Quantized Neural Networks on RISC-V Processors Through ISA Extensions. DATE 2020: 186-191 - [c99]Rohit Prasad, Satyajit Das, Kevin J. M. Martin, Giuseppe Tagliavini, Philippe Coussy, Luca Benini, Davide Rossi:
TRANSPIRE: An energy-efficient TRANSprecision floating-point Programmable archItectuRE. DATE 2020: 1067-1072 - [c98]Jie Chen, Igor Loi, Luca Benini, Davide Rossi:
Energy-Efficient Two-level Instruction Cache Design for an Ultra-Low-Power Multi-core Cluster. DATE 2020: 1734-1739 - [c97]Ester Giallonardo, Francesco Poggi, Davide Rossi, Eugenio Zimeo:
Making Smart Buildings and Personal Systems Cooperate via Knowledge Base Overlays. GOODTECHS 2020: 181-186 - [c96]Hayate Okuhara, Ahmed Elnaqib, Davide Rossi, Alfio Di Mauro, Philipp Mayer, Pierpaolo Palestri, Luca Benini:
An Energy-Efficient Low-Voltage Swing Transceiver for mW-Range IoT End-Nodes. ISCAS 2020: 1-5 - [c95]Gianmarco Ottavi, Angelo Garofalo, Giuseppe Tagliavini, Francesco Conti, Luca Benini, Davide Rossi:
A Mixed-Precision RISC-V Processor for Extreme-Edge DNN Inference. ISVLSI 2020: 512-517 - [i23]Florian Glaser, Giuseppe Tagliavini, Davide Rossi, Germain Haugou, Qiuting Huang, Luca Benini:
Energy-Efficient Hardware-Accelerated Synchronization for Shared-L1-Memory Multiprocessor Clusters. CoRR abs/2004.06662 (2020) - [i22]Pasquale Davide Schiavone, Davide Rossi, Alfio Di Mauro, Frank K. Gürkaynak, Timothy Saxe, Mao Wang, Ket Chong Yap, Luca Benini:
Arnold: an eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End-Nodes. CoRR abs/2006.14256 (2020) - [i21]Ahmed Elnaqib, Hayate Okuhara, Taekwang Jang, Davide Rossi, Luca Benini:
A 0.5GHz 0.35mW LDO-Powered Constant-Slope Phase Interpolator with 0.22% INL. CoRR abs/2007.07654 (2020) - [i20]Nazareno Bruschi, Angelo Garofalo, Francesco Conti, Giuseppe Tagliavini, Davide Rossi:
Enabling Mixed-Precision Quantized Neural Networks in Extreme-Edge Devices. CoRR abs/2007.07759 (2020) - [i19]Alfio Di Mauro, Francesco Conti, Pasquale Davide Schiavone, Davide Rossi, Luca Benini:
Always-On 674uW @ 4GOP/s Error Resilient Binary Neural Networks with Aggressive SRAM Voltage Scaling on a 22nm IoT End-Node. CoRR abs/2007.08952 (2020) - [i18]Alfio Di Mauro, Davide Rossi, Antonio Pullini, Philippe Flatresse, Luca Benini:
Performance-Aware Predictive-Model-Based On-Chip Body-Bias Regulation Strategy for an ULP Multi-Core Cluster in 28nm UTBB FD-SOI. CoRR abs/2007.13667 (2020) - [i17]Alessio Burrello, Angelo Garofalo, Nazareno Bruschi, Giuseppe Tagliavini, Davide Rossi, Francesco Conti:
DORY: Automatic End-to-End Deployment of Real-World DNNs on Low-Cost IoT MCUs. CoRR abs/2008.07127 (2020) - [i16]Fabio Montagna, Stefan Mach, Simone Benatti, Angelo Garofalo, Gianmarco Ottavi, Luca Benini, Davide Rossi, Giuseppe Tagliavini:
A transprecision floating-point cluster for efficient near-sensor data analytics. CoRR abs/2008.12243 (2020) - [i15]Gianmarco Ottavi, Angelo Garofalo, Giuseppe Tagliavini, Francesco Conti, Luca Benini, Davide Rossi:
A Mixed-Precision RISC-V Processor for Extreme-Edge DNN Inference. CoRR abs/2010.04073 (2020) - [i14]Hayate Okuhara, Ahmed Elnaqib, Davide Rossi, Alfio Di Mauro, Philipp Mayer, Pierpaolo Palestri, Luca Benini:
An Energy-Efficient Low-Voltage Swing Transceiver for mW-Range IoT End-Nodes. CoRR abs/2010.04566 (2020) - [i13]Sergi Abadal, Robert Guirado, Hamidreza Taghvaee, Akshay Jain, Elana Pereira de Santana, Peter Haring Bolívar, Mohamed Saeed Elsayed, Renato Negra, Zhenxing Wang, Kun-Ta Wang, Max Christian Lemme, Joshua Alexander Harrison Klein, Marina Zapater, Alexandre Levisse, David Atienza, Davide Rossi, Francesco Conti, Martino Dazzi, Geethan Karunaratne, Irem Boybat, Abu Sebastian:
Graphene-based Wireless Agile Interconnects for Massive Heterogeneous Multi-chip Processors. CoRR abs/2011.04107 (2020) - [i12]Angelo Garofalo, Giuseppe Tagliavini, Francesco Conti, Luca Benini, Davide Rossi:
XpulpNN: Enabling Energy Efficient and Flexible Inference of Quantized Neural Network on RISC-V based IoT End Nodes. CoRR abs/2011.14325 (2020)
2010 – 2019
- 2019
- [j44]Renzo Andri, Lukas Cavigelli, Davide Rossi, Luca Benini:
Hyperdrive: A Multi-Chip Systolically Scalable Binary-Weight CNN Inference Engine. IEEE J. Emerg. Sel. Topics Circuits Syst. 9(2): 309-322 (2019) - [j43]Antonio Pullini, Davide Rossi, Igor Loi, Giuseppe Tagliavini, Luca Benini:
Mr.Wolf: An Energy-Precision Scalable Parallel Ultra Low Power SoC for IoT Edge Processing. IEEE J. Solid State Circuits 54(7): 1970-1981 (2019) - [j42]Francesco Poggi, Davide Rossi, Paolo Ciancarini:
Integrating Semantic Run-Time Modelsfor Adaptive Software Systems. J. Web Eng. 18(1-3): 1-42 (2019) - [j41]Simone Benatti, Fabio Montagna, Victor Javier Kartsch, Abbas Rahimi, Davide Rossi, Luca Benini:
Online Learning and Classification of EMG-Based Gestures on a Parallel Ultra-Low Power Platform Using Hyperdimensional Computing. IEEE Trans. Biomed. Circuits Syst. 13(3): 516-528 (2019) - [j40]Victor Javier Kartsch, Giuseppe Tagliavini, Marco Guermandi, Simone Benatti, Davide Rossi, Luca Benini:
BioWolf: A Sub-10-mW 8-Channel Advanced Brain-Computer Interface Platform With a Nine-Core Processor and BLE Connectivity. IEEE Trans. Biomed. Circuits Syst. 13(5): 893-906 (2019) - [j39]Satyajit Das, Kevin J. M. Martin, Davide Rossi, Philippe Coussy, Luca Benini:
An Energy-Efficient Integrated Programmable Array Accelerator and Compilation Flow for Near-Sensor Ultralow Power Processing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(6): 1095-1108 (2019) - [c94]Alessio Burrello, Francesco Conti, Angelo Garofalo, Davide Rossi, Luca Benini:
DORY: Lightweight memory hierarchy management for deep NN inference on IoT endnodes: work-in-progress. CODES+ISSS 2019: 17:1-17:2 - [c93]Florian Glaser, Germain Haugou, Davide Rossi, Qiuting Huang, Luca Benini:
Hardware-Accelerated Energy-Efficient Synchronization and Communication for Ultra-Low-Power Tightly Coupled Clusters. DATE 2019: 552-557 - [c92]Giuseppe Tagliavini, Stefan Mach, Davide Rossi, Andrea Marongiu, Luca Benini:
Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA. DATE 2019: 654-657 - [c91]Hesam Zolfaghari, Davide Rossi, Jari Nurmi:
Reducing Crossbar Costs in the Match-Action Pipeline. HPSR 2019: 1-6 - [c90]Angelo Garofalo, Manuele Rusci, Francesco Conti, Davide Rossi, Luca Benini:
PULP-NN: A Computing Library for Quantized Neural Network inference at the edge on RISC-V Based Parallel Ultra Low Power Clusters. ICECS 2019: 33-36 - [c89]Andrea Bartolini, Davide Rossi, Antonio Mastrandrea, Christian Conficoni, Simone Benatti, Andrea Tilli, Luca Benini:
A PULP-based Parallel Power Controller for Future Exascale Systems. ICECS 2019: 771-774 - [c88]Ester Giallonardo, Francesco Poggi, Davide Rossi, Eugenio Zimeo:
Resilient Reactive Systems Based on Runtime Semantic Models. ISSRE Workshops 2019: 177-184 - [c87]Hesam Zolfaghari, Davide Rossi, Jari Nurmi:
An Explicitly Parallel Architecture for Packet Processing in Software Defined Networks. NORCAS 2019: 1-7 - [c86]Ester Giallonardo, Francesco Poggi, Davide Rossi, Eugenio Zimeo:
Context-aware Reactive Systems based on Runtime Semantic Models (S). SEKE 2019: 301-403 - [i11]Angelo Garofalo, Manuele Rusci, Francesco Conti, Davide Rossi, Luca Benini:
PULP-NN: Accelerating Quantized Neural Networks on Parallel Ultra-Low-Power RISC-V Processors. CoRR abs/1908.11263 (2019) - [i10]Ester Giallonardo, Francesco Poggi, Davide Rossi, Eugenio Zimeo:
An architecture for context-aware reactive systems based on run-time semantic models. PeerJ Prepr. 7: e27702 (2019) - 2018
- [j38]Victor Javier Kartsch, Simone Benatti, Pasquale Davide Schiavone, Davide Rossi, Luca Benini:
A sensor fusion approach for drowsiness detection in wearable ultra-low-power systems. Inf. Fusion 43: 66-76 (2018) - [j37]Angelo Di Iorio, Davide Rossi:
Capturing and managing knowledge using social software and semantic web technologies. Inf. Sci. 432: 1-21 (2018) - [j36]Sajjad Nouri, Davide Rossi, Jari Nurmi:
Power mitigation of a heterogeneous multicore architecture on FPGA/ASIC by DFS/DVFS techniques. Microprocess. Microsystems 63: 259-268 (2018) - [j35]Davide Rossi, Angelo Di Iorio:
Supporting authors in documenting and sharing operative knowledge. Online Inf. Rev. 42(4): 451-467 (2018) - [j34]Renzo Andri, Lukas Cavigelli, Davide Rossi, Luca Benini:
YodaNN: An Architecture for Ultralow Power Binary-Weight CNN Acceleration. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(1): 48-60 (2018) - [j33]Giuseppe Tagliavini, Davide Rossi, Andrea Marongiu, Luca Benini:
Synergistic HW/SW Approximation Techniques for Ultralow-Power Parallel Computing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(5): 982-995 (2018) - [j32]Antonio Pullini, Francesco Conti, Davide Rossi, Igor Loi, Michael Gautschi, Luca Benini:
A Heterogeneous Multicore System on Chip for Energy Efficient Brain Inspired Computing. IEEE Trans. Circuits Syst. II Express Briefs 65-II(8): 1094-1098 (2018) - [j31]Igor Loi, Alessandro Capotondi, Davide Rossi, Andrea Marongiu, Luca Benini:
The Quest for Energy-Efficient I$ Design in Ultra-Low-Power Clustered Many-Cores. IEEE Trans. Multi Scale Comput. Syst. 4(2): 99-112 (2018) - [j30]Erfan Azarkhish, Davide Rossi, Igor Loi, Luca Benini:
Neurostream: Scalable and Energy Efficient Deep Learning with Smart Memory Cubes. IEEE Trans. Parallel Distributed Syst. 29(2): 420-434 (2018) - [j29]Paolo Meloni, Alessandro Capotondi, Gianfranco Deriu, Michele Brian, Francesco Conti, Davide Rossi, Luigi Raffo, Luca Benini:
NEURAghe: Exploiting CPU-FPGA Synergies for Efficient and Flexible CNN Inference Acceleration on Zynq SoCs. ACM Trans. Reconfigurable Technol. Syst. 11(3): 18:1-18:24 (2018) - [c85]Eric Flamand, Davide Rossi, Francesco Conti, Igor Loi, Antonio Pullini, Florent Rotenberg, Luca Benini:
GAP-8: A RISC-V SoC for AI at the Edge of the IoT. ASAP 2018: 1-4 - [c84]Hesam Zolfaghari, Davide Rossi, Jari Nurmi:
An Explicitly Parallel Architecture for Packet Parsing in Software Defined Networks. ASAP 2018: 1-4 - [c83]Manuele Rusci, Davide Rossi, Eric Flamand, Massimo Gottardi, Elisabetta Farella, Luca Benini:
Always-ON visual node with a hardware-software event-based binarized neural network inference engine. CF 2018: 314-319 - [c82]Fabio Montagna, Abbas Rahimi, Simone Benatti, Davide Rossi, Luca Benini:
PULP-HD: accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform. DAC 2018: 111:1-111:6 - [c81]Ali Pahlevan, Yasir Mahmood Qureshi, Marina Zapater, Andrea Bartolini, Davide Rossi, Luca Benini, David Atienza:
Energy proportionality in near-threshold computing servers and cloud data centers: Consolidating or Not? DATE 2018: 147-152 - [c80]Giuseppe Tagliavini, Stefan Mach, Davide Rossi, Andrea Marongiu, Luca Benini:
A transprecision floating-point platform for ultra-low power computing. DATE 2018: 1051-1056 - [c79]Antonio Pullini, Davide Rossi, Igor Loi, Alfio Di Mauro, Luca Benini:
Mr. Wolf: A 1 GFLOP/s Energy-Proportional Parallel Ultra Low Power SoC for IOT Edge Processing. ESSCIRC 2018: 274-277 - [c78]Francesco Renzini, Davide Rossi, Eleonora Franchi Scarselli, Claudio Mucci, Roberto Canegallo:
A Fully Programmable eFPGA-Augmented SoC for Smart-Power Applications. ICECS 2018: 241-244 - [c77]Roghayeh Aghazadeh, Fabio Montagna, Simone Benatti, Davide Rossi, Javad Frounchi:
Compressed Sensing Based Seizure Detection for an Ultra Low Power Multi-core Architecture. HPCS 2018: 492-495 - [c76]Satyajit Das, Kevin J. M. Martin, Philippe Coussy, Davide Rossi:
A Heterogeneous Cluster with Reconfigurable Accelerator for Energy Efficient Near-Sensor Data Analytics. ISCAS 2018: 1-5 - [c75]Martino Dazzi, Pierpaolo Palestri, Davide Rossi, Andrea Bandiziol, Igor Loi, David E. Bellasi, Luca Benini:
Sub-mW multi-Gbps chip-to-chip communication Links for Ultra-Low Power IoT end-nodes. ISCAS 2018: 1-5 - [c74]Stefan Mach, Davide Rossi, Giuseppe Tagliavini, Andrea Marongiu, Luca Benini:
A Transprecision Floating-Point Architecture for Energy-Efficient Embedded Computing. ISCAS 2018: 1-5 - [c73]Alfio Di Mauro, Davide Rossi, Antonio Pullini, Philippe Flatresse, Luca Benini:
Live Demonstration: Body-Bias Based Performance Monitoring and Compensation for a Near-Threshold Multi-Core Cluster in 28nm FD-SOI Technology. ISCAS 2018: 1- - [c72]Renzo Andri, Lukas Cavigelli, Davide Rossi, Luca Benini:
Hyperdrive: A Systolically Scalable Binary-Weight CNN Inference Engine for mW IoT End-Nodes. ISVLSI 2018: 509-515 - [c71]Hesam Zolfaghari, Davide Rossi, Jari Nurmi:
Low-latency Packet Parsing in Software Defined Networks. NORCAS 2018: 1-6 - [c70]Davide Rossi, Francesco Poggi, Paolo Ciancarini:
Dynamic high-level requirements in self-adaptive systems. SAC 2018: 128-137 - [c69]Davide Rossi:
Microservices: The Chain of Calls and the Radar of Freedom. WEBIST 2018: 7-16 - [c68]Davide Rossi:
Consistency and Availability in Microservice Architectures. WEBIST (Revised Selected Papers) 2018: 39-55 - [i9]Renzo Andri, Lukas Cavigelli, Davide Rossi, Luca Benini:
Hyperdrive: A Systolically Scalable Binary-Weight CNN Inference Engine for mW IoT End-Nodes. CoRR abs/1804.00623 (2018) - 2017
- [j28]Davide Rossi, Igor Loi, Antonio Pullini, Thomas Christoph Müller, Andreas Burg, Francesco Conti, Luca Benini, Philippe Flatresse:
A Self-Aware Architecture for PVT Compensation and Power Nap in Near Threshold Processors. IEEE Des. Test 34(6): 46-53 (2017) - [j27]Manuele Rusci, Davide Rossi, Elisabetta Farella, Luca Benini:
A Sub-mW IoT-Endnode for Always-On Visual Monitoring and Smart Triggering. IEEE Internet Things J. 4(5): 1284-1295 (2017) - [j26]Andres Gomez, Andrea Bartolini, Davide Rossi, Baris Can Kara, Hamed Fatemi, José Pineda de Gyvez, Luca Benini:
Increasing the energy efficiency of microcontroller platforms with low-design margin co-processors. Microprocess. Microsystems 53: 213-228 (2017) - [j25]Davide Rossi, Antonio Pullini, Igor Loi, Michael Gautschi, Frank Kagan Gürkaynak, Adam Teman, Jeremy Constantin, Andreas Burg, Ivan Miro Panades, Edith Beigné, Fabien Clermidy, Philippe Flatresse, Luca Benini:
Energy-Efficient Near-Threshold Parallel Computing: The PULPv2 Cluster. IEEE Micro 37(5): 20-31 (2017) - [j24]Francesco Conti, Robert Schilling, Pasquale Davide Schiavone, Antonio Pullini, Davide Rossi, Frank Kagan Gürkaynak, Michael Muehlberghuber, Michael Gautschi, Igor Loi, Germain Haugou, Stefan Mangard, Luca Benini:
An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics. IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(9): 2481-2494 (2017) - [j23]Erfan Azarkhish, Christoph Pfister, Davide Rossi, Igor Loi, Luca Benini:
Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube. IEEE Trans. Very Large Scale Integr. Syst. 25(1): 210-223 (2017) - [j22]Michael Gautschi, Pasquale Davide Schiavone, Andreas Traber, Igor Loi, Antonio Pullini, Davide Rossi, Eric Flamand, Frank K. Gürkaynak, Luca Benini:
Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices. IEEE Trans. Very Large Scale Integr. Syst. 25(10): 2700-2713 (2017) - [c67]Satyajit Das, Kevin J. M. Martin, Philippe Coussy, Davide Rossi, Luca Benini:
Efficient mapping of CDFG onto coarse-grained reconfigurable array architectures. ASP-DAC 2017: 127-132 - [c66]Paolo Ciancarini, Francesco Poggi, Davide Rossi, Alberto Sillitti:
Analyzing and predicting concurrency bugs in open source systems. IJCNN 2017: 721-728 - [c65]Satyajit Das, Davide Rossi, Kevin J. M. Martin, Philippe Coussy, Luca Benini:
A 142MOPS/mW integrated programmable array accelerator for smart visual processing. ISCAS 2017: 1-4 - [c64]Victor Javier Kartsch, Simone Benatti, Davide Rossi, Luca Benini:
A wearable EEG-based drowsiness detection system with blink duration and alpha waves analysis. NER 2017: 251-254 - [c63]Alfio Di Mauro, Davide Rossi, Antonio Pullini, Philippe Flatresse, Luca Benini:
Temperature and process-aware performance monitoring and compensation for an ULP multi-core cluster in 28nm UTBB FD-SOI technology. PATMOS 2017: 1-8 - [c62]Antonio Pullini, Davide Rossi, Germain Haugou, Luca Benini:
μDMA: An autonomous I/O subsystem for IoT end-nodes. PATMOS 2017: 1-8 - [c61]Pasquale Davide Schiavone, Francesco Conti, Davide Rossi, Michael Gautschi, Antonio Pullini, Eric Flamand, Luca Benini:
Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications. PATMOS 2017: 1-8 - [i8]Erfan Azarkhish, Davide Rossi, Igor Loi, Luca Benini:
Neurostream: Scalable and Energy Efficient Deep Learning with Smart Memory Cubes. CoRR abs/1701.06420 (2017) - [i7]Manuele Rusci, Davide Rossi, Elisabetta Farella, Luca Benini:
A sub-mW IoT-endnode for always-on visual monitoring and smart triggering. CoRR abs/1705.00221 (2017) - [i6]Giuseppe Tagliavini, Stefan Mach, Davide Rossi, Andrea Marongiu, Luca Benini:
A Transprecision Floating-Point Platform for Ultra-Low Power Computing. CoRR abs/1711.10374 (2017) - [i5]Paolo Meloni, Alessandro Capotondi, Gianfranco Deriu, Michele Brian, Francesco Conti, Davide Rossi, Luigi Raffo, Luca Benini:
NEURAghe: Exploiting CPU-FPGA Synergies for Efficient and Flexible CNN Inference Acceleration on Zynq SoCs. CoRR abs/1712.00994 (2017) - 2016
- [j21]Adam Teman, Davide Rossi, Pascal Meinerzhagen, Luca Benini, Andreas Burg:
Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement. ACM Trans. Design Autom. Electr. Syst. 21(4): 59:1-59:25 (2016) - [j20]Francesco Conti, Davide Rossi, Antonio Pullini, Igor Loi, Luca Benini:
PULP: A Ultra-Low Power Parallel Accelerator for Energy-Efficient and Flexible Embedded Vision. J. Signal Process. Syst. 84(3): 339-354 (2016) - [c60]Erfan Azarkhish, Davide Rossi, Igor Loi, Luca Benini:
Design and Evaluation of a Processing-in-Memory Architecture for the Smart Memory Cube. ARCS 2016: 19-31 - [c59]Simone Benatti, Fabio Montagna, Davide Rossi, Luca Benini:
Scalable EEG seizure detection on an ultra low power multi-core architecture. BioCAS 2016: 86-89 - [c58]Davide Rossi, Antonio Pullini, Igor Loi, Michael Gautschi, Frank Kagan Gürkaynak, Adam Teman, Jeremy Constantin, Andreas Burg, Ivan Miro Panades, Edith Beigné, Fabien Clermidy, Fady Abouzeid, Philippe Flatresse, Luca Benini:
193 MOPS/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing. COOL Chips 2016: 1-3 - [c57]Ali Pahlevan, Javier Picorel, Arash Pourhabibi Zarandi, Davide Rossi, Marina Zapater, Andrea Bartolini, Pablo García Del Valle, David Atienza, Luca Benini, Babak Falsafi:
Towards near-threshold server processors. DATE 2016: 7-12 - [c56]Francesco Conti, Daniele Palossi, Andrea Marongiu, Davide Rossi, Luca Benini:
Enabling the heterogeneous accelerator model on ultra-low power microcontroller platforms. DATE 2016: 1201-1206 - [c55]Marco Crescentini, Michele Biondi, Marco Bennati, P. Alberti, Giulia Luciani, Cinzia Tamburini, Matteo Pizzotti, Aldo Romani, Marco Tartagni, David E. Bellasi, Davide Rossi, Luca Benini, Marco Marchesi, Domenico Cristaudo, Roberto Canegallo:
A 2 MS/s 10A Hall current sensor SoC with digital compressive sensing encoder in 0.16 µm BCD. ESSCIRC 2016: 393-396 - [c54]Giuseppe Tagliavini, Andrea Marongiu, Davide Rossi, Luca Benini:
Always-on motion detection with application-level error control on a near-threshold approximate computing platform. ICECS 2016: 552-555 - [c53]Manuele Rusci, Davide Rossi, Michela Lecca, Massimo Gottardi, Luca Benini, Elisabetta Farella:
Energy-efficient design of an always-on smart visual trigger. ISC2 2016: 1-6 - [c52]Antonio Pullini, Francesco Conti, Davide Rossi, Igor Loi, Michael Gautschi, Luca Benini:
A heterogeneous multi-core system-on-chip for energy efficient brain inspired vision. ISCAS 2016: 2910 - [c51]Renzo Andri, Lukas Cavigelli, Davide Rossi, Luca Benini:
YodaNN: An Ultra-Low Power Convolutional Neural Network Accelerator Based on Binary Weights. ISVLSI 2016: 236-241 - [c50]Francesco Poggi, Davide Rossi, Paolo Ciancarini, Luca Bompani:
An application of semantic technologies to self adaptations. RTSI 2016: 1-6 - [c49]Paolo Ciancarini, Francesco Poggi, Davide Rossi, Alberto Sillitti:
An Initial Investigation of Concurrency Bugs in Open Source Systems. SEDA 2016: 73-84 - [c48]Davide Rossi:
UML-based Model-Driven REST API Development. WEBIST (1) 2016: 194-201 - [c47]Francesco Poggi, Davide Rossi, Paolo Ciancarini, Luca Bompani:
Semantic Run-Time Models for Self-Adaptive Systems: A Case Study. WETICE 2016: 50-55 - [i4]Renzo Andri, Lukas Cavigelli, Davide Rossi, Luca Benini:
YodaNN: An Ultra-Low Power Convolutional Neural Network Accelerator Based on Binary Weights. CoRR abs/1606.05487 (2016) - [i3]Michael Gautschi, Pasquale Davide Schiavone, Andreas Traber, Igor Loi, Antonio Pullini, Davide Rossi, Eric Flamand, Frank K. Gürkaynak, Luca Benini:
A near-threshold RISC-V core with DSP extensions for scalable IoT Endpoint Devices. CoRR abs/1608.08376 (2016) - [i2]Francesco Conti, Robert Schilling, Pasquale Davide Schiavone, Antonio Pullini, Davide Rossi, Frank Kagan Gürkaynak, Michael Muehlberghuber, Michael Gautschi, Igor Loi, Germain Haugou, Stefan Mangard, Luca Benini:
An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics. CoRR abs/1612.05974 (2016) - 2015
- [j19]Angelo Di Iorio, Davide Rossi, Stefano Zacchiroli:
Editorial. J. Web Eng. 14(1&2): 1-2 (2015) - [j18]Erfan Azarkhish, Davide Rossi, Igor Loi, Luca Benini:
A Modular Shared L2 Memory Design for 3-D Integration. IEEE Trans. Very Large Scale Integr. Syst. 23(8): 1485-1498 (2015) - [c46]Adam Teman, Davide Rossi, Pascal Andreas Meinerzhagen, Luca Benini, Andreas Peter Burg:
Controlled placement of standard cell memory arrays for high density and low power in 28nm FD-SOI. ASP-DAC 2015: 81-86 - [c45]Igor Loi, Davide Rossi, Germain Haugou, Michael Gautschi, Luca Benini:
Exploring multi-banked shared-L1 program cache on ultra-low power, tightly coupled processor clusters. Conf. Computing Frontiers 2015: 64:1-64:8 - [c44]Andres Gomez, Christian Pinto, Andrea Bartolini, Davide Rossi, Luca Benini, Hamed Fatemi, José Pineda de Gyvez:
Reducing energy consumption in microcontroller-based platforms with low design margin co-processors. DATE 2015: 269-272 - [c43]Erfan Azarkhish, Davide Rossi, Igor Loi, Luca Benini:
High performance AXI-4.0 based interconnect for extensible smart memory cubes. DATE 2015: 1317-1322 - [c42]Davide Rossi, Francesco Conti, Andrea Marongiu, Antonio Pullini, Igor Loi, Michael Gautschi, Giuseppe Tagliavini, Alessandro Capotondi, Philippe Flatresse, Luca Benini:
PULP: A parallel ultra low power platform for next generation IoT applications. Hot Chips Symposium 2015: 1-39 - [c41]Giuseppe Tagliavini, Davide Rossi, Luca Benini, Andrea Marongiu:
Synergistic Architecture and Programming Model Support for Approximate Micropower Computing. ISVLSI 2015: 280-285 - 2014
- [j17]Angelo Di Iorio, Davide Rossi, Stefano Zacchiroli:
Web Technologies: Selected & extended papers from WT ACM SAC 2012. Sci. Comput. Program. 94: 1-2 (2014) - [j16]Davide Rossi, Claudio Mucci, Matteo Pizzotti, Luca Perugini, Roberto Canegallo, Roberto Guerrieri:
Multicore Signal Processing Platform With Heterogeneous Configurable Hardware Accelerators. IEEE Trans. Very Large Scale Integr. Syst. 22(9): 1990-2003 (2014) - [c40]Davide Rossi, Igor Loi, Germain Haugou, Luca Benini:
Ultra-low-latency lightweight DMA for tightly coupled multi-core clusters. Conf. Computing Frontiers 2014: 15:1-15:10 - [c39]Daniele Bortolotti, Andrea Bartolini, Christian Weis, Davide Rossi, Luca Benini:
Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors. DATE 2014: 1-6 - [c38]Michael Gautschi, Davide Rossi, Luca Benini:
Customizing an open source processor to fit in an ultra-low power cluster with a shared L1 memory. ACM Great Lakes Symposium on VLSI 2014: 87-88 - [c37]Francesco Conti, Davide Rossi, Antonio Pullini, Igor Loi, Luca Benini:
Energy-efficient vision on the PULP platform for ultra-low power parallel computing. SiPS 2014: 274-279 - [c36]Angelo Di Iorio, Davide Rossi, Elisa Turrini:
Exploiting Semantic Knowledge in Know Best. WETICE 2014: 423-428 - 2013
- [j15]Angelo Di Iorio, Davide Rossi, Stefano Zacchiroli:
Editorial. Softw. Pract. Exp. 43(12): 1393-1394 (2013) - [j14]Davide Rossi, Claudio Mucci, Fabio Campi, Simone Spolzino, Luca Vanzolini, Henning Sahlbach, Sean Whitty, Rolf Ernst, Wolfram Putzke-Röming, Roberto Guerrieri:
Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor. IEEE Trans. Very Large Scale Integr. Syst. 21(2): 193-205 (2013) - [c35]Andrea Manuzzato, Fabio Campi, Davide Rossi, Valentino Liberali, Davide Pandini:
Exploiting body biasing for leakage reduction: A case study. ISVLSI 2013: 133-138 - [c34]Daniele Bortolotti, Davide Rossi, Andrea Bartolini, Luca Benini:
A variation tolerant architecture for ultra low power multi-processor cluster. PATMOS 2013: 32-38 - [c33]Angelo Di Iorio, Davide Rossi:
Promoting Best Practice Sharing within Organizations. WEBIST 2013: 375-380 - 2012
- [b1]Davide Rossi:
Multi Processor Systems On Chip with Configurable Hardware Acceleration. University of Bologna, Italy, 2012 - [c32]Davide Rossi:
A Social Software-Based Coordination Platform - Tool Paper. COORDINATION 2012: 17-28 - 2011
- [j13]Arnaud Grasset, Philippe Millet, Philippe Bonnot, Sami Yehia, Wolfram Putzke-Röming, Fabio Campi, Alberto Rosti, Michael Hübner, Nikolaos S. Voros, Davide Rossi, Henning Sahlbach, Rolf Ernst:
The MORPHEUS Heterogeneous Dynamically Reconfigurable Platform. Int. J. Parallel Program. 39(3): 328-356 (2011) - 2010
- [j12]Claudio Brunelli, Fabio Garzia, Davide Rossi, Jari Nurmi:
A coarse-grain reconfigurable architecture for multimedia applications supporting subword and floating-point calculations. J. Syst. Archit. 56(1): 38-47 (2010) - [j11]Davide Rossi, Fabio Campi, Simone Spolzino, Stefano Pucillo, Roberto Guerrieri:
A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing. IEEE J. Solid State Circuits 45(8): 1615-1626 (2010) - [j10]Davide Rossi, Fabio Vitali, Martin Gaedke:
Editorial. J. Web Eng. 9(3): 205-206 (2010) - [j9]Selim Erol, Michael Granitzer, Simone Happ, Sami Jantunen, Ben Jennings, Paul Johannesson, Agnes Koschmider, Selmin Nurcan, Davide Rossi, Rainer Schmidt:
Combining BPM and social software: contradiction or chance? J. Softw. Maintenance Res. Pract. 22(6-7): 449-476 (2010)
2000 – 2009
- 2009
- [j8]Davide Rossi, Elisa Turrini:
An Executable Language/Enactment Engine Approach for Designing and Architecting Process-Aware Web Applications. Int. J. E Bus. Res. 5(3): 1-13 (2009) - [c31]Davide Rossi, Fabio Campi, Antonio Deledda, Simone Spolzino, Stefano Pucillo:
A heterogeneous digital signal processor implementation for dynamically reconfigurable computing. CICC 2009: 641-644 - [c30]Davide Rossi, Fabio Campi, Antonio Deledda, Claudio Mucci, Stefano Pucillo, Sean Whitty, Rolf Ernst, Stéphane Chevobbe, Stéphane Guyetant, Matthias Kühnle, Michael Hübner, Jürgen Becker, Wolfram Putzke-Röming:
A multi-core signal processor for heterogeneous reconfigurable computing. SoC 2009: 106-109 - [c29]Fabio Campi, Ralf König, Michael Dreschmann, M. Neukirchner, Damien Picard, M. Jüttner, Eberhard Schüler, Antonio Deledda, Davide Rossi, Alberto Pasini, Michael Hübner, Jürgen Becker, Roberto Guerrieri:
RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip. SoC 2009: 110-113 - [c28]Angelo Di Iorio, Davide Rossi, Fabio Vitali, Stefano Zacchiroli:
Where are your manners?: Sharing best community practices in the web 2.0. SAC 2009: 681-687 - [c27]Davide Rossi, Elisa Turrini, Fabio Vitali:
Simulating business processes with EPML.SIM. SAC 2009: 2101-2102 - [c26]Angelo Di Iorio, Silvia Duca, Alberto Musetti, Silvia Righini, Davide Rossi, Fabio Vitali:
Customized Edit Interfaces for Wikis via Semantic Annotations. AP WEB 2.0@UMAP 2009 - [i1]Angelo Di Iorio, Fabio Vitali, Davide Rossi, Stefano Zacchiroli:
Where are your Manners? Sharing Best Community Practices in the Web 2.0. CoRR abs/0905.2509 (2009) - 2008
- [j7]Claudio Brunelli, Fabio Campi, Claudio Mucci, Davide Rossi, Tapani Ahonen, Juha Kylliäinen, Fabio Garzia, Jari Nurmi:
Design space exploration of an open-source, IP-reusable, scalable floating-point engine for embedded applications. J. Syst. Archit. 54(12): 1143-1154 (2008) - [c25]Davide Rossi, Fabio Vitali:
Workflow Enactment in a Social Software Environment. Business Process Management Workshops 2008: 716-722 - [c24]Alberto Bacchelli, Paolo Ciancarini, Davide Rossi:
On the Effectiveness of Manual and Automatic Unit Test Generation. ICSEA 2008: 252-257 - [c23]Fabio Garzia, Claudio Brunelli, Davide Rossi, Jari Nurmi:
Implementation of a floating-point matrix-vector multiplication on a reconfigurable architecture. IPDPS 2008: 1-6 - [c22]Davide Rossi, Elisa Turrini:
EPML: an executable process modeling language for process-aware applications. SAC 2008: 132-133 - [c21]Davide Rossi, Elisa Turrini:
Designing and architecting process-aware Web applications with EPML. SAC 2008: 2409-2414 - 2007
- [j6]Giorgia Lodi, Fabio Panzieri, Davide Rossi, Elisa Turrini:
SLA-Driven Clustering of QoS-Aware Application Servers. IEEE Trans. Software Eng. 33(3): 186-197 (2007) - [c20]Davide Rossi, Elisa Turrini:
EGO: an E-Games Orchestration Platform. GAMEON 2007: 139-146 - [c19]Davide Rossi, Elisa Turrini:
Using a process modeling language for the design and implementation of process-driven applications. ICSEA 2007: 55 - 2006
- [j5]Davide Rossi:
X-Folders: documents on the move. Concurr. Comput. Pract. Exp. 18(4): 409-425 (2006) - 2005
- [c18]Laura Bocchi, Paolo Ciancarini, Davide Rossi:
Transactional Aspects in Semantic Based Discovery of Services. COORDINATION 2005: 283-297 - [c17]Davide Rossi, Elisa Turrini:
Analyzing the Impact of Components Replication in High Available J2EE Clusters. ICAS/ICNS 2005: 56 - [c16]Davide Rossi, Elisa Turrini:
Analyzing Performance Data Exchange in Content Delivery Networks. ICN (2) 2005: 737-745 - [c15]Claudio Brunelli, Fabio Garzia, Jari Nurmi, Claudio Mucci, Fabio Campi, Davide Rossi:
A FPGA Implementation of An Open-Source Floating-Point Computation System. SoC 2005: 29-32 - [c14]Giorgia Lodi, Fabio Panzieri, Davide Rossi, Elisa Turrini:
Experimental Evaluation of a QoS-aware Application Server. NCA 2005: 259-262 - [c13]Laura Bocchi, Paolo Ciancarini, Rocco Moretti, Valentina Presutti, Davide Rossi:
An OWL-S based approach to express grid services coordination. SAC 2005: 1661-1667 - 2004
- [c12]Davide Rossi:
Orchestrating document-based workflows with X-Folders. SAC 2004: 503-507 - 2002
- [j4]Paolo Ciancarini, Federico Folli, Davide Rossi, Fabio Vitali:
XlinkProxy: external linkbases wih Xlink (Technical Note). New Rev. Hypermedia Multim. 8: 27-37 (2002) - [c11]Paolo Ciancarini, Federico Folli, Davide Rossi, Fabio Vitali:
XLinkProxy: external linkbases with XLink. ACM Symposium on Document Engineering 2002: 57-65 - 2001
- [j3]Paolo Ciancarini, Davide Rossi, Fabio Vitali:
Designing a document-centric coordination application over the Internet. Interact. Comput. 13(6): 677-693 (2001) - [c10]Paolo Ciancarini, Davide Rossi:
WebCluster: A Web-Accessible Cluster Computing System Based on Coordination and Mobility. PaCT 2001: 205-210 - [p1]Davide Rossi, Giacomo Cabri, Enrico Denti:
Tuple-based Technologies for Coordination. Coordination of Internet Agents: Models, Technologies, and Applications 2001: 83-109
1990 – 1999
- 1999
- [c9]Paolo Ciancarini, Andrea Giovannini, Davide Rossi:
Mobility and Coordination for Distributed Java Applications. Advances in Distributed Systems 1999: 402-426 - [c8]Davide Rossi, Fabio Vitali:
Internet-Based Coordination Environments and Document-Based Applications: A Case Study. COORDINATION 1999: 259-274 - 1998
- [j2]Paolo Ciancarini, Robert Tolksdorf, Fabio Vitali, Davide Rossi, Andreas Knoche:
Coordinating Multiagent Aplications on the WWW: A Reference Architecture. IEEE Trans. Software Eng. 24(5): 362-375 (1998) - [j1]Paolo Ciancarini, Davide Rossi:
Coordinating Java Agents over the WWW. World Wide Web 1(2): 87-99 (1998) - [c7]Paolo Ciancarini, Davide Rossi:
Coordinating distributed applets with Shade/Java. SAC 1998: 130-138 - [c6]Paolo Ciancarini, Davide Rossi, Fabio Vitali:
The World Wide Web as a Place to Work in. WETICE 1998: 118-125 - 1997
- [c5]Paolo Ciancarini, Robert Tolksdorf, Fabio Vitali, Davide Rossi, Andreas Knoche:
Redesigning the Web: from passive pages to coordinated agents in PageSpaces. ISADS 1997: 377-384 - [c4]Paolo Ciancarini, Andreas Knoche, Davide Rossi, Robert Tolksdorf, Fabio Vitali:
Coordinating Java Agents for Financial Applications on the WWW. PAAM 1997: 179-192 - [c3]Paolo Ciancarini, A. Fantini, Davide Rossi:
A Multi-Agent Process Centered Environment Integrated with the WWW. WETICE 1997: 113-120 - 1996
- [c2]Paolo Ciancarini, Davide Rossi:
Jada - Coordination and Communication for Java Agents. Mobile Object Systems 1996: 213-226 - [c1]Paolo Ciancarini, Davide Rossi, Fabio Vitali, Andreas Knoche, Robert Tolksdorf:
Coordination technology for the WWW. WETICE 1996: 322-327
Coauthor Index
[j76] [j75] [i65] [i64] [i63] [i62] [i61] [j74] [j73] [j72] [j71] [j70] [c136] [c134] [c131] [i59] [i58] [i56] [i54] [i53] [i52] [i50] [i49] [j69] [j67] [j66] [j65] [c130] [c129] [c128] [c127] [c126] [c125] [c124] [c122] [c121] [c120] [i48] [i47] [i46] [i44] [i43] [i42] [i41] [i40] [i39] [i38] [i37] [j63] [j62] [j61] [c119] [c118] [c117] [c116] [c112] [i36] [i35] [i34] [i31] [i30] [i29] [i28] [i27] [j59] [j58] [j57] [j56] [j54] [c110] [c109] [c108] [c106] [c105] [c104] [c103] [i26] [i25] [i24] [j49] [j47] [j45] [c102] [c100] [c99] [c98] [c96] [c95] [i23] [i22] [i21] [i19] [i18] [i16] [i15] [i14] [i12] [j44] [j43] [j41] [j40] [j39] [c94] [c93] [c92] [c90] [c89] [i11] [j38] [j34] [j33] [j32] [j31] [j30] [j29] [c85] [c83] [c82] [c81] [c80] [c79] [c75] [c74] [c73] [c72] [i9] [j28] [j27] [j26] [j25] [j24] [j23] [j22] [c67] [c65] [c64] [c63] [c62] [c61] [i8] [i7] [i6] [i5] [j21] [j20] [c60] [c59] [c58] [c57] [c56] [c55] [c54] [c53] [c52] [c51] [i4] [i3] [i2] [j18] [c46] [c45] [c44] [c43] [c42] [c41] [c40] [c39] [c38] [c37] [c34]
[j75] [i62] [i61] [j73] [j72] [i50] [i49] [j69] [j67] [j64] [c129] [c125] [c122] [c121] [c120] [i48] [i46] [i44] [i43] [i42] [i40] [i37] [j63] [j62] [c119] [c118] [c117] [i36] [i35] [i34] [i31] [i30] [i28] [j60] [j58] [c110] [c108] [c107] [c106] [c105] [c104] [i26] [i24] [j51] [j45] [c101] [c100] [c95] [i20] [i19] [i17] [i15] [i13] [i12] [c94] [c90] [i11] [j32] [j29] [c85] [j28] [j24] [c61] [i5] [j20] [c56] [c52] [i2] [c42] [c37]
Frank K. Gürkaynak
aka: Frank Kagan Gürkaynak
aka: Frank Kagan Gürkaynak
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2025-05-14 22:12 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
