"A 40nm 2Gb 7Gb/s/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk ..."

Seung-Jun Bae et al. (2011)

Details and statistics

DOI: 10.1109/ISSCC.2011.5746414

access: closed

type: Conference or Workshop Paper

metadata version: 2021-06-29

a service of  Schloss Dagstuhl - Leibniz Center for Informatics