"Defining Statistical Timing Sensitivity for Logic Circuits With ..."

Xin Li et al. (2008)

> Home

Details and statistics

DOI: 10.1109/TCAD.2008.923241

access: closed

type: Journal Article

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/LiLCP08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LiLCP08
Xin Li, Jiayong Le, Mustafa Celik, Lawrence T. Pileggi:
Defining Statistical Timing Sensitivity for Logic Circuits With Large-Scale Process and Environmental Variations. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(6): 1041-1054 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.