default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIEEE Embedded Systems Letters, Volume 10
Volume 10, Number 1, March 2018
- Sybille Hellebrand, Jörg Henkel, Anand Raghunathan
, Hans-Joachim Wunderlich:
Guest Editors' Introduction. 1 - Thierry Moreau, Joshua San Miguel, Mark Wyse, James Bornholt, Armin Alaghi, Luis Ceze, Natalie D. Enright Jerger, Adrian Sampson:
A Taxonomy of General Purpose Approximate Computing Techniques. 2-5 - Minho Ha, Sunggu Lee:
Multipliers With Approximate 4-2 Compressors and Error Recovery Modules. 6-9 - Samira Ataei, James E. Stine:
A 64 kB Approximate SRAM Architecture for Low-Power Video Applications. 10-13 - Mohsen Imani, Daniel Peroni, Tajana Rosing:
Nvalt: Nonvolatile Approximate Lookup Table for GPU Acceleration. 14-17 - Seogoo Lee, Andreas Gerstlauer:
Data-Dependent Loop Approximations for Performance-Quality Driven High-Level Synthesis. 18-21 - Tobias Isenberg, Marie-Christine Jakobs, Felix Pauck, Heike Wehrheim:
Validity of Software Verification Results on Approximate Hardware. 22-25 - Ilia Polian:
Test and Reliability Challenges for Approximate Circuitry. 26-29
Volume 10, Number 2, June 2018
- Michael Lass, Thomas D. Kühne, Christian Plessl:
Using Approximate Computing for the Calculation of Inverse Matrix pth Roots. 33-36 - Jorge Echavarria, Stefan Wildermann, Eduard Potwigin, Jürgen Teich:
Efficient Arithmetic Error Rate Calculus for Visibility Reduced Approximate Adders. 37-40 - Mohammad Taghi Teimoori, Alireza Ejlali:
An Instruction-Level Quality-Aware Method for Exploiting STT-RAM Read Approximation Techniques. 41-44 - Ihsen Alouani, Hamzeh Ahangari, Ozcan Ozturk, Smaïl Niar:
A Novel Heterogeneous Approximate Multiplier for Low Power and High Performance. 45-48 - Chien-Hui Liao, Charles H.-P. Wen:
SVM-Based Dynamic Voltage Prediction for Online Thermally Constrained Task Scheduling in 3-D Multicore Processors. 49-52
Volume 10, Number 3, September 2018
- Kyriakos Georgiou, Samuel Xavier de Souza, Kerstin Eder:
The IoT Energy Challenge: A Software Perspective. 53-56 - Konstantin Berestizshevsky, Shlomo Weiss:
Decoupled Branch Predictor for Embedded DSP. 57-60 - Amir M. Rahmani, Axel Jantsch, Nikil D. Dutt:
HDGM: Hierarchical Dynamic Goal Management for Many-Core Resource Allocation. 61-64 - Fabien Majéric, Benoit Gonzalvo, Lilian Bossuet:
JTAG Fault Injection Attack. 65-68 - Janarthanam Subramaniam, Raju Jagadeesh Kannan, David Ebenezer:
Parallel and Pipelined 2-D Median Filter Architecture. 69-72 - Farkhanda Syed, Zahid Ullah, Manish Kumar Jaiswal:
Fast Content Updating Algorithm for an SRAM-Based TCAM on FPGA. 73-76 - Christian Pilato, Siddharth Garg, Kaijie Wu, Ramesh Karri, Francesco Regazzoni:
Securing Hardware Accelerators: A New Challenge for High-Level Synthesis. 77-80 - Michail Maniatakos:
Guest Editor Introduction: Embedded Security Challenge. 81-82 - Gnanambikai Krishnakumar, Patanjali SLPSK, Prasanna Karthik Vairam, Chester Rebeiro, Kamakoti Veezhinathan:
GANDALF: A Fine-Grained Hardware-Software Co-Design for Preventing Memory Attacks. 83-86 - Cyril Bresch, David Hély, Athanasios Papadimitriou, Adrien Michelet-Gignoux, Laurent Amato, Thomas Meyer:
Stack Redundancy to Thwart Return Oriented Programming in Embedded Systems. 87-90 - Debapriya Basu Roy, Manaar Alam, Sarani Bhattacharya, Vidya Govindan, Francesco Regazzoni, Rajat Subhra Chakraborty, Debdeep Mukhopadhyay:
Customized Instructions for Protection Against Memory Integrity Attacks. 91-94 - Nektarios Georgios Tsoutsos, Michail Maniatakos:
Anatomy of Memory Corruption Attacks and Mitigations in Embedded Systems. 95-98 - Thiago Alves, Rishabh Das, Thomas H. Morris:
Embedding Encryption and Machine Learning Intrusion Prevention Systems on Programmable Logic Controllers. 99-102 - Patrick Cronin, Fateme S. Hosseini, Chengmo Yang:
A Low Overhead Solution to Resilient Assembly Lines Built From Legacy Controllers. 103-106
Volume 10, Number 4, December 2018
- Baozi Chen, Lei Wang, Qingbo Wu, Yusong Tan, Peng Zou:
Cross Hardware-Software Boundary Exploration for Scalable and Optimized Deep Learning Platform Design. 107-110 - Sumana Ghosh, Soumyajit Dey, Pallab Dasgupta:
Co-Synthesis of Loop Execution Patterns for Multihop Control Networks. 111-114 - Prabal Basu, Chidhambaranathan Rajamanikkam, Aatreyi Bal, Pramesh Pandey, Trevor Carter, Koushik Chakraborty, Sanghamitra Roy:
FIFA: Exploring a Focally Induced Fault Attack Strategy in Near-Threshold Computing. 115-118 - Hiroki Hihara, Akira Iwasaki, Masanori Hashimoto, Hiroyuki Ochi, Yukio Mitsuyama, Hidetoshi Onodera, Hiroyuki Kanbara, Kazutoshi Wakabayashi, Tadahiko Sugibayashi, Takashi Takenaka, Hiromitsu Hada, Munehiro Tada, Makoto Miyamura, Toshitsugu Sakamoto:
Sensor Signal Processing Using High-Level Synthesis With a Layered Architecture. 119-122
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-04 01:28 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
