default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDKai Huang 0002
Person information
- affiliation: Zhejiang University, Department of Information Science and Electronic Engineering, Hangzhou, China
- not to be confused with: Kai Huang 0001
Other persons with the same name
- Kai Huang — disambiguation page
- Kai Huang 0001
![[0000-0003-0359-7810]](https://dblp.dagstuhl.de/img/orcid-mark.12x12.png "0000-0003-0359-7810")
— Sun Yat-sen University, School of Data and Computer Science, Guangzhou, China (and 3 more) - Kai Huang 0003 — McMaster University, DeGroote School of Business, Hamilton, ON, Canada
- Kai Huang 0004 — Southeast University, Nanjing, China
- Kai Huang 0005 — Shanghai Jiao Tong University, Department of Computer Science and Engineering, China (and 1 more)
- Kai Huang 0006 — Nanjing Agricultural University, National Engineering and Technology Center for Information Agriculture, China (and 1 more)
- Kai Huang 0007 — University of Pittsburgh, PA, USA
- Kai Huang 0008 — Xiangya Hospital, Changsha, China (and 2 more)
- Kai Huang 0009 — Jimei University, College of Computer Engineering, Xiamen, China (and 1 more)
- Kai Huang 0010 — Tongji University, School of Surveying and Geo-Informatics, Shanghai, China
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
[j34]Mengyu Li, Shuang Song, Dehong Wang, Tian Yang, Yu Zheng, Qiuyang Lin, Feijun Zheng, Kai Huang, Zhichao Tan, Menglian Zhao:
A 30-μW 94.7-dB SNDR Noise-Shaping Current-Mode Direct-to-Digital Converter Using Triple-Slope Quantizer for PPG/NIRS Readout. IEEE J. Solid State Circuits 59(6): 1722-1734 (2024)- [j33]Shuang Song, Dehong Wang, Mengyu Li, Siyao Cao, Feijun Zheng, Kai Huang, Zhichao Tan, Sijun Du, Menglian Zhao:
Low-Power On-Chip Energy Harvesting: From Interface Circuits Perspective. IEEE Open J. Circuits Syst. 5: 267-290 (2024) - [j32]Baokui Zhu, Xiaowen Jiang, Kai Huang, Miao Yu:
A Response-Feedback-Based Strong PUF with Improved Strict Avalanche Criterion and Reliability. Sensors 24(1): 93 (2024) - [j31]Yizhao Zhou, Shuang Song, Yu Zheng, Tian Yang, Mengyu Li, Yipeng Cao, Feijun Zheng, Kai Huang, Zhichao Tan, Menglian Zhao:
A 20.3μW 1.9GΩ Input Impedance Capacitively-Coupled Chopper-Stabilized Amplifier for Bio-Potential Readout. IEEE Trans. Circuits Syst. I Regul. Pap. 71(4): 1520-1530 (2024) - 2023
- [j30]Jihu Liang, Ke Wang, Wei Xi, Changbao Xu, Junjian Chen, Kai Huang:
SILL: Preventing structural attack for logic locking. IEICE Electron. Express 20(2): 20220512 (2023) - [j29]Kai Huang, Bowen Li, Siang Chen, Luc Claesen, Wei Xi, Junjian Chen, Xiaowen Jiang, Zhili Liu, Dongliang Xiong, Xiaolang Yan:
Structured Term Pruning for Computational Efficient Neural Networks Inference. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(1): 190-203 (2023) - [j28]Haitian Jiang, Dongliang Xiong, Xiaowen Jiang, Li Ding, Liang Chen, Kai Huang:
Efficient Halftoning via Deep Reinforcement Learning. IEEE Trans. Image Process. 32: 5494-5508 (2023) - [j27]Kai Huang, Bowen Li, Dongliang Xiong, Haitian Jiang, Xiaowen Jiang, Xiaolang Yan, Luc Claesen, Dehong Liu, Junjian Chen, Zhili Liu:
Structured Dynamic Precision for Deep Neural Networks Quantization. ACM Trans. Design Autom. Electr. Syst. 28(1): 12:1-12:24 (2023) - [c21]Mengyu Li, Shuang Song, Dehong Wang, Feijun Zheng, Tian Yang, Yalong Wan, Kai Huang, Zhichao Tan, Menglian Zhao:
A 1.8V 16μA 136.5dB DR PPG/NIRS Recording IC using Noise Shaping Triple Slope Light to Digital Converter. CICC 2023: 1-2 - [i2]Haitian Jiang, Dongliang Xiong, Xiaowen Jiang, Li Ding, Liang Chen, Kai Huang:
Efficient Halftoning via Deep Reinforcement Learning. CoRR abs/2304.12152 (2023) - 2022
- [j26]Bowen Li, Dongliang Xiong, Kai Huang, Xiaowen Jiang, Hao Yao, Junjian Chen, Luc Claesen:
Sample-wise dynamic precision quantization for neural network acceleration. IEICE Electron. Express 19(16): 20220229 (2022) - [j25]Kai Huang, Siang Chen, Bowen Li, Luc Claesen, Hao Yao, Junjian Chen, Xiaowen Jiang, Zhili Liu, Dongliang Xiong:
Structured precision skipping: Accelerating convolutional neural networks with budget-aware dynamic precision selection. J. Syst. Archit. 124: 102403 (2022) - [j24]Xiaowen Jiang, Tianyi Sha, Dehong Liu, Junjian Chen, Chen Chen, Kai Huang:
Flexible and Dynamic Scheduling of Mixed-Criticality Systems. Sensors 22(19): 7528 (2022) - [j23]Kai Huang, Siang Chen, Bowen Li, Luc Claesen, Hao Yao, Junjian Chen, Xiaowen Jiang, Zhili Liu, Dongliang Xiong:
Acceleration-Aware Fine-Grained Channel Pruning for Deep Neural Networks via Residual Gating. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(6): 1902-1915 (2022) - [c20]Haitian Jiang, Dongliang Xiong, Xiaowen Jiang, Aiguo Yin, Li Ding, Kai Huang:
Halftoning with Multi-Agent Deep Reinforcement Learning. ICIP 2022: 641-645 - [i1]Haitian Jiang, Dongliang Xiong, Xiaowen Jiang, Aiguo Yin, Li Ding, Kai Huang:
Halftoning with Multi-Agent Deep Reinforcement Learning. CoRR abs/2207.11408 (2022) - 2021
- [j22]Kai Huang, Ke Wang, Dan-dan Zheng, Xiaowen Jiang, Xiaomeng Zhang, Rongjie Yan, Xiaolang Yan:
Expected Energy Optimization for Real-Time Multiprocessor SoCs Running Periodic Tasks with Uncertain Execution Time. IEEE Trans. Sustain. Comput. 6(3): 398-411 (2021) - [c19]Bowen Li, Kai Huang, Siang Chen, Dongliang Xiong, Luc Claesen:
DPOQ: Dynamic Precision Onion Quantization. ACML 2021: 502-517 - 2020
- [j21]Kai Huang, Yun He:
Trigger Identification Using Difference-Amplified Controllability and Dynamic Transition Probability for Hardware Trojan Detection. IEEE Trans. Inf. Forensics Secur. 15: 3387-3400 (2020) - [c18]Bowen Li, Kai Huang, Siang Chen, Dongliang Xiong, Haitian Jiang, Luc Claesen:
DFQF: Data Free Quantization-aware Fine-tuning. ACML 2020: 289-304 - [c17]Siang Chen, Kai Huang, Bowen Li, Dongliang Xiong, Haitian Jiang, Luc Claesen:
Adaptive Hybrid Composition Based Super-Resolution Network via Fine-Grained Channel Pruning. ECCV Workshops (3) 2020: 119-135 - [c16]Dongliang Xiong, Kai Huang, Haitian Jiang, Bowen Li, Siang Chen, Xiaowen Jiang:
IdleSR: Efficient Super-Resolution Network with Multi-scale IdleBlocks. ECCV Workshops (3) 2020: 136-151 - [c15]Siang Chen, Kai Huang, Dongliang Xiong, Bowen Li, Luc Claesen:
Fine-Grained Channel Pruning for Deep Residual Neural Networks. ICANN (2) 2020: 3-14
2010 – 2019
- 2019
- [j20]Kai Huang, Xiaowen Jiang, Haitian Jiang, Xiaomeng Zhang, Min Yu, Rongjie Yan, Xiaolang Yan:
Fine-Grained Communication-Aware Task Scheduling Approach for Acyclic and Cyclic Applications on MPSoCs. IEEE Access 7: 54372-54389 (2019) - [j19]Kai Huang, Yun He, Xiaowen Jiang:
Holistic hardware Trojan design of trigger and payload at gate level with rare switching signals eliminated. IEICE Electron. Express 16(17): 20190431 (2019) - [j18]Kai Huang, Xiaomeng Zhang, Dan-dan Zheng, Min Yu, Xiaowen Jiang, Xiaolang Yan, Lisane B. de Brisolara, Ahmed Amine Jerraya:
A Scalable and Adaptable ILP-Based Approach for Task Mapping on MPSoC Considering Load Balance and Communication Optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(9): 1744-1757 (2019) - [j17]Yanzhe Li, Luc Claesen, Kai Huang, Menglian Zhao:
A Real-Time High-Quality Complete System for Depth Image-Based Rendering on FPGA. IEEE Trans. Circuits Syst. Video Technol. 29(4): 1179-1193 (2019) - [c14]Dongliang Xiong, Kai Huang, Siang Chen, Bowen Li, Haitian Jiang, Wenyuan Xu:
NoUCSR: Efficient Super-Resolution Network without Upsampling Convolution. ICCV Workshops 2019: 3378-3387 - 2018
- [j16]Xiaomeng Zhang, Kai Huang, Min Yu, Xiaowen Jiang, Xiaolang Yan:
BFCO: A BPSO-Based Fine-Grained Communication Optimization Method for MPSoC. IEEE Access 6: 18771-18785 (2018) - [j15]Kai Huang, Xiaowen Jiang, Xiaomeng Zhang, Rongjie Yan, Ke Wang, Dongliang Xiong, Xiaolang Yan:
Energy-Efficient Fault-Tolerant Mapping and Scheduling on Heterogeneous Multiprocessor Real-Time Systems. IEEE Access 6: 57614-57630 (2018) - [j14]Kai Huang, Ke Wang, Xiaoxu Zhang, Xiaolang Yan:
Curve fitting based shared cache partitioning scheme for energy saving. IEICE Electron. Express 15(22): 20180886 (2018) - [c13]Shengtao Li, Yuzhang Zhu, Gan Huang, Liangjun Zhang, Zhiguo Zhang, Kai Huang:
Detection of movement-related cortical potentials associated with emergency and non-emergency tasks. DSP 2018: 1-5 - [c12]Jinxin Lin, Shunyu Liu, Gan Huang, Zhiguo Zhang, Kai Huang:
The Recognition of Driving Action Based on EEG Signals Using Wavelet-CSP Algorithm. DSP 2018: 1-5 - 2017
- [j13]Dongliang Xiong, Kai Huang, Xiaowen Jiang, Xiaolang Yan:
Providing Predictable Performance via a Slowdown Estimation Model. ACM Trans. Archit. Code Optim. 14(3): 25:1-25:26 (2017) - [c11]Yanzhe Li, Kai Huang, Luc Claesen:
High-quality view interpolation based on depth maps and its hardware implementation. FPL 2017: 1-6 - [c10]Peijin Cong, Liying Li, Gaoyuan Shao, Junlong Zhou, Mingsong Chen, Kai Huang, Tongquan Wei:
User Perceived Value-Aware Cloud Pricing for Profit Maximization of Multiserver Systems. ICPADS 2017: 537-544 - [c9]Rongjie Yan, Yupeng Zhou, Yige Yan, Minghao Yin, Min Yu, Feifei Ma, Kai Huang:
A Hybrid Multi-objective Evolutionary Algorithm for Energy-Aware Allocation and Scheduling Optimization of MPSoCs. ICTAI 2017: 701-708 - 2016
- [j12]Shupeng Wang, Kai Huang:
Improving the efficiency of functional verification based on test prioritization. Microprocess. Microsystems 41: 1-11 (2016) - [j11]Gang Chen, Biao Hu, Kai Huang, Alois C. Knoll, Kai Huang, Di Liu, Todor P. Stefanov, Feng Li:
Reconfigurable cache for real-time MPSoCs: Scheduling and implementation. Microprocess. Microsystems 42: 200-214 (2016) - [j10]Dongliang Xiong, Kai Huang, Xiaowen Jiang, Xiaolang Yan:
Memory Access Scheduling Based on Dynamic Multilevel Priority in Shared DRAM Systems. ACM Trans. Archit. Code Optim. 13(4): 42:1-42:26 (2016) - [c8]Yanzhe Li, Kai Huang, Luc Claesen:
SoC and FPGA oriented high-quality stereo vision system. FPL 2016: 1-4 - [c7]Yanzhe Li, Kai Huang, Luc Claesen:
SoC oriented real-time high-quality stereo vision system. VLSI-SoC 2016: 1-6 - [c6]Yanzhe Li, Kai Huang, Luc Claesen:
A Novel Hardware-Oriented Stereo Matching Algorithm and Its Architecture Design in FPGA. VLSI-SoC (Selected Papers) 2016: 213-232 - 2015
- [j9]Shupeng Wang, Kai Huang, Tianyi Xie, Xiaolang Yan:
Hybrid Model: An Efficient Symmetric Multiprocessor Reference Model. J. Electr. Comput. Eng. 2015: 915409:1-915409:10 (2015) - [j8]Kai Huang, Xiaoxu Zhang, Siwen Xiu, Dan-dan Zheng, Min Yu, De Ma, Kai Huang, Gang Chen, Xiaolang Yan:
Profiling and annotation combined method for multimedia application specific MPSoC performance estimation. Frontiers Inf. Technol. Electron. Eng. 16(2): 135-151 (2015) - [j7]Kai Huang, Min Yu, Rongjie Yan, Xiaomeng Zhang, Xiaolang Yan, Lisane B. de Brisolara, Ahmed Amine Jerraya, Jiong Feng:
Communication Optimizations for Multithreaded Code Generation from Simulink Models. ACM Trans. Embed. Comput. Syst. 14(3): 59:1-59:26 (2015) - [j6]Kai Huang, Peng Zhu, Rongjie Yan, Xiaolang Yan:
Functional Testbench Qualification by Mutation Analysis. VLSI Design 2015: 256474:1-256474:9 (2015) - 2014
- [j5]Kai Huang, Min Yu, Xiaomeng Zhang, Dan-dan Zheng, Siwen Xiu, Rongjie Yan, Kai Huang, Zhili Liu, Xiaolang Yan:
ILP Based Multithreaded Code Generation for Simulink Model. IEICE Trans. Inf. Syst. 97-D(12): 3072-3082 (2014) - [j4]Rongjie Yan, Min Yu, Kai Huang, Xiaomeng Zhang:
Communication-oriented performance optimisation during code generation from Simulink models. Int. J. Embed. Syst. 6(2/3): 124-134 (2014) - [c5]Rongjie Yan, De Ma, Kai Huang, Xiaoxu Zhang, Siwen Xiu:
Annotation and analysis combined cache modeling for native simulation. ASP-DAC 2014: 406-411 - [c4]Gang Chen, Biao Hu, Kai Huang, Alois C. Knoll, Kai Huang, Di Liu, Todor P. Stefanov:
Automatic cache partitioning and time-triggered scheduling for real-time MPSoCs. ReConFig 2014: 1-8 - 2013
- [j3]Kai Huang, De Ma, Rongjie Yan, Haitong Ge, Xiaolang Yan:
High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding (CABAC) decoding. J. Zhejiang Univ. Sci. C 14(6): 449-463 (2013) - [j2]De Ma, Rongjie Yan, Kai Huang, Min Yu, Siwen Xiu, Haitong Ge, Xiaolang Yan, Ahmed Amine Jerraya:
Performance Estimation Techniques With MPSoC Transaction-Accurate Models. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(12): 1920-1933 (2013) - [c3]Rongjie Yan, Kai Huang, Min Yu, Xiaomeng Zhang:
Communication Pipelining for Code Generation from Simulink Models. TrustCom/ISPA/IUCC 2013: 1893-1900 - 2010
- [c2]Chunshu Li, Kai Huang, Xiaolang Yan, Jiong Feng, De Ma, Haitong Ge:
A high efficient memory architecture for H.264/AVC motion compensation. ASAP 2010: 239-245
2000 – 2009
- 2009
- [j1]Sang-Il Han, Soo-Ik Chae, Lisane B. de Brisolara, Luigi Carro, Katalin Popovici, Xavier Guerin, Ahmed Amine Jerraya, Kai Huang, Lei Li, Xiaolang Yan:
Simulink®-based heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulation. Integr. 42(2): 227-245 (2009) - 2007
- [c1]Kai Huang, Sang-Il Han, Katalin Popovici, Lisane B. de Brisolara, Xavier Guerin, Lei Li, Xiaolang Yan, Soo-Ik Chae, Luigi Carro, Ahmed Amine Jerraya:
Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264. DAC 2007: 39-42
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-11-04 20:44 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
