default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDFazal Hameed
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
[j16]Asif Ali Khan
, Fazal Hameed, Taha Shahroodi, Alex K. Jones, Jerónimo Castrillón:
Efficient Memory Layout for Pre-Alignment Filtering of Long DNA Reads Using Racetrack Memory. IEEE Comput. Archit. Lett. 23(1): 129-132 (2024)- 2023
- [j15]Fazal Hameed, Moazam Maqsood, Syed Ali Irtaza:
An energy-efficient cache replacement policy for ultra-dense racetrack memory. J. Syst. Archit. 137: 102837 (2023) - [j14]Christian Hakert, Asif Ali Khan, Kuan-Hsun Chen, Fazal Hameed, Jerónimo Castrillón, Jian-Jia Chen:
ROLLED: Racetrack Memory Optimized Linear Layout and Efficient Decomposition of Decision Trees. IEEE Trans. Computers 72(5): 1488-1502 (2023) - [j13]Asif Ali Khan, Sébastien Ollivier, Fazal Hameed, Jerónimo Castrillón, Alex K. Jones:
DownShift: Tuning Shift Reduction With Reliability for Racetrack Memories. IEEE Trans. Computers 72(9): 2585-2599 (2023) - 2022
- [j12]Fazal Hameed, Asif Ali Khan, Sébastien Ollivier, Alex K. Jones, Jerónimo Castrillón:
DNA Pre-Alignment Filter Using Processing Near Racetrack Memory. IEEE Comput. Archit. Lett. 21(2): 53-56 (2022) - [j11]Fazal Hameed, Jerónimo Castrillón:
BlendCache: An Energy and Area Efficient Racetrack Last-Level-Cache Architecture. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(12): 5288-5298 (2022) - [j10]Fazal Hameed, Asif Ali Khan, Jerónimo Castrillón:
ALPHA: A Novel Algorithm-Hardware Co-Design for Accelerating DNA Seed Location Filtering. IEEE Trans. Emerg. Top. Comput. 10(3): 1464-1475 (2022) - [i3]Fazal Hameed, Asif Ali Khan, Sébastien Ollivier, Alex K. Jones, Jerónimo Castrillón:
DNA Pre-alignment Filter using Processing Near Racetrack Memory. CoRR abs/2205.02046 (2022) - 2021
- [j9]Fazal Hameed, Asif Ali Khan, Jerónimo Castrillón:
Improving the Performance of Block-based DRAM Caches Via Tag-Data Decoupling. IEEE Trans. Computers 70(11): 1914-1927 (2021) - [c15]Christian Hakert, Asif Ali Khan, Kuan-Hsun Chen, Fazal Hameed, Jerónimo Castrillón, Jian-Jia Chen:
BLOwing Trees to the Ground: Layout Optimization of Decision Trees on Racetrack Memory. DAC 2021: 1111-1116 - 2020
- [j8]Robin Bläsing, Asif Ali Khan, Panagiotis Ch. Filippou, Chirag Garg, Fazal Hameed, Jerónimo Castrillón, Stuart S. P. Parkin:
Magnetic Racetrack Memory: From Physics to the Cusp of Applications Within a Decade. Proc. IEEE 108(8): 1303-1321 (2020) - [j7]Asif Ali Khan, Fazal Hameed, Robin Bläsing, Stuart S. P. Parkin, Jerónimo Castrillón:
ShiftsReduce: Minimizing Shifts in Racetrack Memory 4.0. ACM Trans. Archit. Code Optim. 16(4): 56:1-56:23 (2020) - [j6]Asif Ali Khan, Norman A. Rink, Fazal Hameed, Jerónimo Castrillón:
Optimizing Tensor Contractions for Embedded Devices with Racetrack and DRAM Memories. ACM Trans. Embed. Comput. Syst. 19(6): 44:1-44:26 (2020) - [c14]Asif Ali Khan, Andrés Goens, Fazal Hameed, Jerónimo Castrillón:
Generalized Data Placement Strategies for Racetrack Memories. DATE 2020: 1502-1507
2010 – 2019
- 2019
- [j5]Asif Ali Khan, Fazal Hameed, Robin Bläsing, Stuart S. P. Parkin, Jerónimo Castrillón:
RTSim: A Cycle-Accurate Simulator for Racetrack Memories. IEEE Comput. Archit. Lett. 18(1): 43-46 (2019) - [j4]Fazal Hameed, Jerónimo Castrillón:
A Novel Hybrid DRAM/STT-RAM Last-Level-Cache Architecture for Performance, Energy, and Endurance Enhancement. IEEE Trans. Very Large Scale Integr. Syst. 27(10): 2375-2386 (2019) - [c13]Joonas Multanen, Pekka Jääskeläinen, Asif Ali Khan, Fazal Hameed, Jerónimo Castrillón:
SHRIMP: Efficient Instruction Delivery with Domain Wall Memory. ISLPED 2019: 1-6 - [c12]Asif Ali Khan, Norman A. Rink, Fazal Hameed, Jerónimo Castrillón:
Optimizing tensor contractions for embedded devices with racetrack memory scratch-pads. LCTES 2019: 5-18 - [i2]Asif Ali Khan, Fazal Hameed, Robin Bläsing, Stuart S. P. Parkin, Jerónimo Castrillón:
ShiftsReduce: Minimizing Shifts in Racetrack Memory 4.0. CoRR abs/1903.03597 (2019) - [i1]Asif Ali Khan, Andres Goens, Fazal Hameed, Jerónimo Castrillón:
Generalized Data Placement Strategies for Racetrack Memories. CoRR abs/1912.03507 (2019) - 2018
- [j3]Sarath Mohanachandran Nair, Rajendra Bishnoi, Mohammad Saber Golanbari, Fabian Oboril, Fazal Hameed, Mehdi Baradaran Tahoori:
VAET-STT: Variation Aware STT-MRAM Analysis and Design Space Exploration Tool. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(7): 1396-1407 (2018) - [j2]Fazal Hameed, Asif Ali Khan, Jerónimo Castrillón:
Performance and Energy-Efficient Design of STT-RAM Last-Level Cache. IEEE Trans. Very Large Scale Integr. Syst. 26(6): 1059-1072 (2018) - [c11]Asif Ali Khan, Fazal Hameed, Jerónimo Castrillón:
NVMain Extension for Multi-Level Cache Systems. RAPIDO 2018: 7:1-7:6 - 2017
- [c10]Fazal Hameed, Jerónimo Castrillón:
Rethinking on-chip DRAM cache for simultaneous performance and energy optimization. DATE 2017: 362-367 - [c9]Fazal Hameed, Christian Menard, Jerónimo Castrillón:
Efficient STT-RAM last-level-cache architecture to replace DRAM cache. MEMSYS 2017: 141-151 - 2016
- [j1]Fazal Hameed, Lars Bauer, Jörg Henkel:
Architecting On-Chip DRAM Cache for Simultaneous Miss Rate and Latency Reduction. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(4): 651-664 (2016) - [c8]Fabian Oboril, Fazal Hameed, Rajendra Bishnoi, Ali Ahari, Helia Naeimi, Mehdi Baradaran Tahoori:
Normally-OFF STT-MRAM Cache with Zero-Byte Compression for Energy Efficient Last-Level Caches. ISLPED 2016: 236-241 - [c7]Fazal Hameed, Mehdi Baradaran Tahoori:
Architecting STT Last-Level-Cache for performance and energy improvement. ISQED 2016: 319-324 - 2015
- [b1]Fazal Hameed:
DRAM Aware Last-Level-Cache Policies for Multi-core Systems. Karlsruhe Institute of Technology, 2015 - 2014
- [c6]Fazal Hameed, Lars Bauer, Jörg Henkel:
Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture. DAC 2014: 37:1-37:6 - 2013
- [c5]Fazal Hameed, Lars Bauer, Jörg Henkel:
Simultaneously optimizing DRAM cache hit latency and miss rate via novel set mapping policies. CASES 2013: 11:1-11:10 - [c4]Fazal Hameed, Lars Bauer, Jörg Henkel:
Reducing inter-core cache contention with an adaptive bank mapping policy in DRAM cache. CODES+ISSS 2013: 1:1-1:8 - [c3]Fazal Hameed, Lars Bauer, Jörg Henkel:
Adaptive cache management for a combined SRAM and DRAM cache hierarchy for multi-cores. DATE 2013: 77-82 - 2012
- [c2]Fazal Hameed, Lars Bauer, Jörg Henkel:
Dynamic cache management in multi-core architectures through run-time adaptation. DATE 2012: 485-490 - 2011
- [c1]Fazal Hameed, Mohammad Abdullah Al Faruque, Jörg Henkel:
Dynamic thermal management in 3D multi-core architecture through run-time adaptation. DATE 2011: 299-304
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-06-19 21:02 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
