default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDJosé Flich
José Flich Cardo
Person information
- affiliation: Technical University of Valencia, Department of Computer Architecture, Spain
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2025
[j52]Izan Catalán, José Flich, Carles Hernández:
Exploiting neural networks bit-level redundancy to mitigate the impact of faults at inference. J. Supercomput. 81(1): 183 (2025)- 2023
- [c129]Xabier Iturbe, Nassim Abderrahmane, Jaume Abella
, Sergi Alcaide, Eric Beyne, Henri-Pierre Charles, Christelle Charpin-Nicolle, Lars Chittka, Angélica Dávila, Arne Erdmann, Carles Estrada, Ander Fernández, Anna Fontanelli, José Flich, Gianluca Furano, Alejandro Hernán Gloriani, Erik Isusquiza, Radu Grosu, Carles Hernández, Daniele Ielmini, David Jackson, Maha Kooli, Nicola Lepri, Bernabé Linares-Barranco, Jean-Loup Lachese, Eric Laurent, Menno Lindwer, Frank Linsenmaier, Mikel Luján, Karel Masarík, Nele Mentens, Orlando Moreira, Chinmay Nawghane, Luca Peres, Jean-Philippe Noel, Arash Pourtaherian, Christoph Posch, Peter Priller, Zdenek Prikryl, Felix Resch, Oliver Rhodes, Todor P. Stefanov, Moritz Storring, Michele Taliercio, Rafael Tornero, Marcel D. van de Burgwal, Geert Van der Plas, Elisa Vianello, Pavel Zaykov:
NimbleAI: Towards Neuromorphic Sensing-Processing 3D-integrated Chips. DATE 2023: 1-6 - [c128]David Rodriguez, Rafael Tornero, José Flich:
Towards Efficient Neural Network Model Parallelism on Multi-FPGA Platforms. DATE 2023: 1-6 - [c127]Rafael Tornero, David Rodriguez, José Maria Martínez, José Flich:
An Open-Source FPGA Platform for Shared-Memory Heterogeneous Many-Core Architecture Exploration. DCIS 2023: 1-6 - [c126]Jie Lei, José Flich, Enrique S. Quintana-Ortí:
Toward Matrix Multiplication for Deep Learning Inference on the Xilinx Versal. PDP 2023: 227-234 - [c125]Jie Lei, Héctor Martínez, José Flich, Enrique S. Quintana-Ortí:
GEMM-Like Convolution for Deep Learning Inference on the Xilinx Versal. ISC Workshops 2023: 593-604 - [i6]Jie Lei, José Flich, Enrique S. Quintana-Ortí:
Toward matrix multiplication for deep learning inference on the Xilinx Versal. CoRR abs/2302.07594 (2023) - 2022
- [j51]Jorge Ejarque, Rosa M. Badia, Loïc Albertin, Giovanni Aloisio, Enrico Baglione, Yolanda Becerra, Stefan Boschert, Julian R. Berlin, Alessandro D'Anca, Donatello Elia, François Exertier, Sandro Fiore, José Flich, Arnau Folch, Steven J. Gibbons, Nikolay Koldunov, Francesc Lordan, Stefano Lorito, Finn Løvholt, Jorge Macías Sánchez, Fabrizio Marozzo, Alberto Michelini, Marisol Monterrubio Velasco, Marta Pienkowska, Josep de la Puente, Anna Queralt, Enrique S. Quintana-Ortí, Juan Esteban Rodriguez, Fabrizio Romano, Riccardo Rossi, Jedrzej Rybicki, Miroslaw Kupczyk, Jacopo Selva, Domenico Talia, Roberto Tonini, Paolo Trunfio, Manuela Volpe:
Enabling dynamic and intelligent workflows for HPC, data analytics, and AI convergence. Future Gener. Comput. Syst. 134: 414-429 (2022) - [c124]Laura Medina, Salva Carrion, Pablo Andreu, Tomás Picornell, José Flich, Carles Hernández, Michael Sandoval, Markel Sainz, Charles-Alexis Lefebvre, Martin Rönnbäck, Martin Matschnig, Matthias Wess, Herbert Taucher:
The SELENE Deep Learning Acceleration Framework for Safety-related Applications. DATE 2022: 636-639 - [c123]José Flich, Laura Medina, Izan Catalán, Carles Hernández, Andrea Bragagnolo, Fabrice Auzanneau, David Briand:
Efficient Inference Of Image-Based Neural Network Models In Reconfigurable Systems With Pruning And Quantization. ICIP 2022: 2491-2495 - [p1]Marco Aldinucci, David Atienza, Federico Bolelli, Mónica Caballero, Iacopo Colonnelli, José Flich, Jon Ander Gómez, David González, Costantino Grana, Marco Grangetto, Simone Leo, Pedro López, Dana Oniga, Roberto Paredes, Luca Pireddu, Eduardo Quiñones, Tatiana Silva, Enzo Tartaglione, Marina Zapater:
The DeepHealth Toolkit: A Key European Free and Open-Source Software for Deep Learning and Computer Vision Ready to Exploit Heterogeneous HPC and Cloud Architectures. Technologies and Applications for Big Data Value 2022: 183-202 - [i5]Jorge Ejarque, Rosa M. Badia, Loïc Albertin, Giovanni Aloisio, Enrico Baglione, Yolanda Becerra, Stefan Boschert, Julian R. Berlin, Alessandro D'Anca, Donatello Elia, François Exertier, Sandro Fiore, José Flich, Arnau Folch, Steven J. Gibbons, Nikolay Koldunov, Francesc Lordan, Stefano Lorito, Finn Løvholt, Jorge Macías Sánchez, Fabrizio Marozzo, Alberto Michelini, Marisol Monterrubio Velasco, Marta Pienkowska, Josep de la Puente, Anna Queralt, Enrique S. Quintana-Ortí, Juan Esteban Rodriguez, Fabrizio Romano, Riccardo Rossi, Jedrzej Rybicki, Miroslaw Kupczyk, Jacopo Selva, Domenico Talia, Roberto Tonini, Paolo Trunfio, Manuela Volpe:
Enabling Dynamic and Intelligent Workflows for HPC, Data Analytics, and AI Convergence. CoRR abs/2204.09287 (2022) - 2021
- [j50]Tomás Picornell, José Flich, Carles Hernández, José Duato:
Enforcing Predictability of Many-Cores With DCFNoC. IEEE Trans. Computers 70(2): 270-283 (2021) - [j49]Juan-José Crespo, José L. Sánchez, Francisco J. Alfaro-Cortés, José Flich, José Duato:
UPR: deadlock-free dynamic network reconfiguration by exploiting channel dependency graph compatibility. J. Supercomput. 77(11): 12826-12856 (2021) - [c122]José Flich, Rafael Tornero, David Rodriguez, Davide Russo, José Maria Martínez, Carles Hernández:
From a FPGA Prototyping Platform to a Computing Platform: The MANGO Experience. DATE 2021: 7-12 - [c121]Ilya Tuzov, Pablo Andreu, Laura Medina, Tomás Picornell, Antonio Robles, Pedro López, José Flich, Carles Hernández:
Improving the Robustness of Redundant Execution with Register File Randomization. ICCAD 2021: 1-9 - [e4]João Bispo, Stefano Cherubin, José Flich:
12th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and 10th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, PARMA-DITAM 2021, January 19, 2021, Budapest, Hungary. OASIcs 88, Schloss Dagstuhl - Leibniz-Zentrum für Informatik 2021, ISBN 978-3-95977-181-8 [contents] - [i4]Giovanni Agosta, William Fornaciari, David Atienza, Ramon Canal, Alessandro Cilardo, José Flich Cardo, Carles Hernández Luz, Michal Kulczewski, Giuseppe Massari, Rafael Tornero Gavilá, Marina Zapater:
The RECIPE Approach to Challenges in Deeply Heterogeneous High Performance Systems. CoRR abs/2103.03044 (2021) - 2020
- [j48]Tomás Picornell, José Flich, José Duato, Carles Hernández:
HP-DCFNoC: High Performance Distributed Dynamic TDM Scheduler Based on DCFNoC Theory. IEEE Access 8: 194836-194849 (2020) - [j47]Giovanni Agosta, William Fornaciari, David Atienza, Ramon Canal, Alessandro Cilardo, José Flich Cardo, Carles Hernández, Michal Kulczewski, Giuseppe Massari, Rafael Tornero Gavilá, Marina Zapater:
The RECIPE approach to challenges in deeply heterogeneous high performance systems. Microprocess. Microsystems 77: 103185 (2020) - [c120]Carles Hernández, José Flich, Roberto Paredes, Charles-Alexis Lefebvre, Imanol Allende, Jaume Abella, David Trillin, Martin Matschnig, Bernhard Fischer, Konrad Schwarz, Jan Kiszka, Martin Rönnbäck, Johan Klockars, Nicholas Mc Guire, Franz Rammerstorfer, Christian Schwarzl, Franck Wartel, Dierk Lüdemann, Mikel Labayen:
SELENE: Self-Monitored Dependable Platform for High-Performance Safety-Critical Systems. DSD 2020: 370-377 - [c119]José Flich, Carles Hernández, Eduardo Quiñones, Roberto Paredes:
Distributed Training on a Highly Heterogeneous HPC System. SAMOS 2020: 359-370 - [i3]Juan-José Crespo, José L. Sánchez, Francisco J. Alfaro-Cortes, José Flich, José Duato:
UPR: Deadlock-Free Dynamic Network Reconfiguration by Exploiting Channel Dependency Graph Compatibility. CoRR abs/2006.02332 (2020) - [i2]Juan-José Crespo, German Maglione Mathey, José L. Sánchez, Francisco J. Alfaro-Cortes, José Flich:
TDSR: Transparent Distributed Segment-Based Routing. CoRR abs/2006.04549 (2020)
2010 – 2019
- 2019
- [j46]Edoardo Fusella, Mahdi Nikdast, Ian O'Connor, José Flich, Sudeep Pasricha:
Guest Editors' Introduction: Emerging Networks-on-Chip Designs, Technologies, and Applications. ACM J. Emerg. Technol. Comput. Syst. 15(1): 1:1-1:2 (2019) - [c118]Tomás Picornell, José Flich, Carles Hernández, José Duato:
DCFNoC: A Delayed Conflict-Free Time Division Multiplexing Network on Chip. DAC 2019: 95 - [c117]Giovanni Agosta, William Fornaciari, David Atienza, Ramon Canal, Alessandro Cilardo, José Flich, Carles Hernández, Michal Kulczewski, Giuseppe Massari, Rafael Tornero Gavilá, Marina Zapater:
Challenges in Deeply Heterogeneous High Performance Systems. DSD 2019: 428-435 - [c116]Miguel Gorgues Alonso, José Flich, Meriem Turki, Davide Bertozzi:
A Low-Latency and Flexible TDM NoC for Strong Isolation in Security-Critical Systems. MCSoC 2019: 149-156 - 2018
- [j45]José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Carlo Brandolese, Etienne Cappe, Alessandro Cilardo, Leon Dragic, Alexandre Dray, Alen Duspara, William Fornaciari, Edoardo Fusella, Mirko Gagliardi, Gerald Guillaume, Daniel Hofman, Ynse Hoornenborg, Arman Iranfar, Mario Kovac, Davide Zoni:
Exploring manycore architectures for next-generation HPC systems through the MANGO approach. Microprocess. Microsystems 61: 154-170 (2018) - [j44]Miguel Gorgues Alonso, José Flich:
PROSA: Protocol-Driven Network on Chip Architecture. IEEE Trans. Parallel Distributed Syst. 29(7): 1560-1574 (2018) - [c115]William Fornaciari, Giovanni Agosta, David Atienza, Carlo Brandolese, Leila Cammoun, Luca Cremona, Alessandro Cilardo, Albert Farrés, José Flich, Carles Hernández, Michal Kulchewski, Simone Libutti, José Maria Martínez, Giuseppe Massari, Ariel Oleksiak, Anna Pupykina, Federico Reghenzani, Rafael Tornero, Michele Zanella, Marina Zapater, Davide Zoni:
Reliable power and time-constraints-aware predictive management of heterogeneous exascale systems. SAMOS 2018: 187-194 - 2017
- [j43]Edoardo Fusella, José Flich, Alessandro Cilardo:
Path Setup for Hybrid NoC Architectures Exploiting Flooding and Standby. IEEE Trans. Parallel Distributed Syst. 28(5): 1403-1416 (2017) - [c114]José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Carlo Brandolese, Etienne Cappe, Alessandro Cilardo, Leon Dragic, Alexandre Dray, Alen Duspara, William Fornaciari, Gerald Guillaume, Ynse Hoornenborg, Arman Iranfar, Mario Kovac, Simone Libutti, Bruno Maitre, José Maria Martínez, Giuseppe Massari, Hrvoje Mlinaric, Ermis Papastefanakis, Tomás Picornell, Igor Piljic, Anna Pupykina, Federico Reghenzani, Isabelle Staub, Rafael Tornero, Marina Zapater, Davide Zoni:
MANGO: Exploring Manycore Architectures for Next-GeneratiOn HPC Systems. DSD 2017: 478-485 - [c113]José V. Escamilla, José Flich, Mario R. Casu:
ICARO-PAPM: Congestion Management with Selective Queue Power-Gating. HPCS 2017: 259-266 - [c112]José Flich, Alessandro Cilardo, Mario Kovaç, Rafael Tornero, Mirko Gagliardi, Edoardo Fusella, José Maria Martínez, Tomás Picornell:
Deeply Heterogeneous Many-Accelerator Infrastructure for HPC Architecture Exploration. PARCO 2017: 381-389 - 2016
- [j42]Miguel Gorgues, José Flich:
End-Point Congestion Filter for Adaptive Routing with Congestion-Insensitive Performance. IEEE Comput. Archit. Lett. 15(1): 9-12 (2016) - [j41]Davide Zoni, José Flich, William Fornaciari:
CUTBUF: Buffer Management and Router Design for Traffic Mixing in VNET-Based NoCs. IEEE Trans. Parallel Distributed Syst. 27(6): 1603-1616 (2016) - [c111]José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Carlo Brandolese, Alessandro Cilardo, William Fornaciari, Ynse Hoornenborg, Mario Kovac, Bruno Maitre, Giuseppe Massari, Hrvoje Mlinaric, Ermis Papastefanakis, Fabrice Roudet, Rafael Tornero, Davide Zoni:
Enabling HPC for QoS-sensitive applications: The MANGO approach. DATE 2016: 702-707 - [c110]José V. Escamilla, Mario R. Casu, José Flich:
Increasing the Efficiency of Latency-Driven DVFS with a Smart NoC Congestion Management Strategy. MCSoC 2016: 241-248 - [c109]Miguel Gorgues Alonso, José Flich Cardo:
PROSA: protocol-driven NoC architecture. NOCS 2016: 1-8 - [c108]Behrad Niazmand, Siavoosh Payandeh Azad, José Flich, Jaan Raik, Gert Jervan, Thomas Hollstein:
Logic-based implementation of fault-tolerant routing in 3D network-on-chips. NOCS 2016: 1-8 - 2015
- [j40]Antoni Roca, Carles Hernández, Mario Lodde, José Flich:
Area-efficient snoopy-aware NoC design for high-performance chip multiprocessor systems. Comput. Electr. Eng. 45: 374-385 (2015) - [j39]Davide Bertozzi, Giorgos Dimitrakopoulos, José Flich, Sören Sonntag:
The fast evolving landscape of on-chip communication - Selected future challenges and research avenues. Des. Autom. Embed. Syst. 19(1-2): 59-76 (2015) - [j38]Rimpy Bishnoi, Vijay Laxmi, Manoj Singh Gaur, José Flich, Francisco Triviño:
A Brief Comment on "A Complete Self-Testing and Self-Configuring NoC Infrastructure for Cost-Effective MPSoCs" [ACM Transactions on Embedded Computing Systems 12 (2013) Article 106]. ACM Trans. Embed. Comput. Syst. 14(1): 2:1-2:9 (2015) - [j37]Jesús Escudero-Sahuquillo, Ernst Gunnar Gran, Pedro Javier García, José Flich, Tor Skeie, Olav Lysne, Francisco J. Quiles, José Duato:
Efficient and Cost-Effective Hybrid Congestion Control for HPC Interconnection Networks. IEEE Trans. Parallel Distributed Syst. 26(1): 107-119 (2015) - [c107]José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Alessandro Cilardo, William Fornaciari, Mario Kovac, Fabrice Roudet, Davide Zoni:
The MANGO FET-HPC Project: An Overview. CSE 2015: 351-354 - [c106]Rimpy Bishnoi, Vijay Laxmi, Manoj Singh Gaur, José Flich:
d2-LBDR: distance-driven routing to handle permanent failures in 2D mesh NOCs. DATE 2015: 800-805 - [c105]Marco Balboni, José Flich, Davide Bertozzi:
Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration. DATE 2015: 806-811 - [c104]José V. Escamilla, José Flich, Pedro Javier García:
Efficient DVFS Operation in NoCs Through a Proper Congestion Management Strategy. Euro-Par Workshops 2015: 339-351 - [c103]Edoardo Fusella, José Flich, Alessandro Cilardo, Antonino Mazzeo:
On the Design of a Path-Setup Architecture for Exploiting Hybrid Photonic-Electronic NoCs. SiPhotonics@HiPEAC 2015: 9-16 - [c102]Alessandro Cilardo, José Flich, Mirko Gagliardi, Rafael Tornero Gavilá:
Customizable Heterogeneous Acceleration for Tomorrow's High-Performance Computing. HPCC/CSS/ICESS 2015: 1181-1185 - [e3]André Ivanov, Diana Marculescu, Partha Pratim Pande, José Flich, Karthik Pattabiraman:
Proceedings of the 9th International Symposium on Networks-on-Chip, NOCS 2015, Vancouver, BC, Canada, September 28-30, 2015. ACM 2015, ISBN 978-1-4503-3396-2 [contents] - 2014
- [j36]Mario Lodde, José Flich:
Runtime home mapping for effective memory resource usage. Microprocess. Microsystems 38(4): 276-291 (2014) - [j35]José Cano, José Flich, Antoni Roca, José Duato, Marcello Coppola, Riccardo Locatelli:
Efficient Routing in Heterogeneous SoC Designs with Small Implementation Overhead. IEEE Trans. Computers 63(3): 557-569 (2014) - [j34]Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, José Flich, Hannu Tenhunen:
Path-Based Partitioning Methods for 3D Networks-on-Chip with Minimal Adaptive Routing. IEEE Trans. Computers 63(3): 718-733 (2014) - [c101]Miguel Gorgues, Dong Xiang, José Flich, Zhigang Yu, José Duato:
Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm. NOCS 2014: 25-32 - [c100]José V. Escamilla, José Flich, Pedro Javier García:
ICARO: Congestion isolation in networks-on-chip. NOCS 2014: 159-166 - [e2]Giorgos Dimitrakopoulos, Sören Sonntag, José Flich, Pascal Vivet:
Proceedings of the 8th International Workshop on Interconnection Network Architecture - On-Chip, Multi-Chip, INA-OCMC 2014, Vienna, Austria, January 22, 2014. ACM 2014, ISBN 978-1-4503-2639-1 [contents] - 2013
- [j33]Mario Lodde, Antoni Roca, José Flich:
Built-in fast gather control network for efficient support of coherence protocols. IET Comput. Digit. Tech. 7(2) (2013) - [j32]Antoni Roca, Carles Hernández, José Flich, Federico Silla, José Duato:
Silicon-aware distributed switch architecture for on-chip networks. J. Syst. Archit. 59(7): 505-515 (2013) - [j31]José Flich Cardo, Maurizio Palesi:
Introduction to the special section on on-chip and off-chip network architectures. ACM Trans. Embed. Comput. Syst. 12(4): 104:1-104:2 (2013) - [j30]Alberto Ghiribaldi, Daniele Ludovici, Francisco Triviño, Alessandro Strano, José Flich, José L. Sánchez, Francisco J. Alfaro, Michele Favalli, Davide Bertozzi:
A complete self-testing and self-configuring NoC infrastructure for cost-effective MPSoCs. ACM Trans. Embed. Comput. Syst. 12(4): 106:1-106:29 (2013) - [j29]Jesús Escudero-Sahuquillo, Pedro Javier García, Francisco J. Quiles, José Flich, José Duato:
An Effective and Feasible Congestion Management Technique for High-Performance MINs with Tag-Based Distributed Routing. IEEE Trans. Parallel Distributed Syst. 24(10): 1918-1929 (2013) - [c99]Mario Lodde, José Flich, Manuel E. Acacio:
Towards Efficient Dynamic LLC Home Bank Mapping with NoC-Level Support. Euro-Par 2013: 178-190 - [c98]María Soler, José Flich:
Power Saving by NoC Traffic Compression. Euro-Par Workshops 2013: 465-476 - [c97]Mario Lodde, José Flich:
A Lightweight Network of IDs to Quickly Deliver Simple Control Messages. Euro-Par Workshops 2013: 477-487 - [c96]Bartosz Bogdanski, Bjørn Dag Johnsen, Sven-Arne Reinemo, José Flich:
Making the Network Scalable: Inter-subnet Routing in InfiniBand. Euro-Par 2013: 685-698 - [c95]Francisco Triviño, Davide Bertozzi, José Flich:
A fast algorithm for runtime reconfiguration to maximize the lifetime of nanoscale NoCs. INA-OCMC@HiPEAC 2013: 1-4 - [c94]José Flich, Scott Pakin, Craig B. Stunkel:
CASS Introduction. IPDPS Workshops 2013: 779-780 - [c93]José V. Escamilla, José Flich, Pedro Javier García:
Head-of-Line Blocking Avoidance in Networks-on-Chip. IPDPS Workshops 2013: 796-805 - [c92]Marco Balboni, Francisco Triviño, José Flich, Davide Bertozzi:
Optimizing the overhead for network-on-chip routing reconfiguration in parallel multi-core platforms. ISSoC 2013: 1-6 - [c91]Mario Lodde, José Flich:
An NoC and cache hierarchy substrate to address effective virtualization and fault-tolerance. NOCS 2013: 1-8 - [c90]Davide Zoni, José Flich, William Fornaciari:
Adaptive routing and Dynamic Frequency Scaling for NoC power-performance optimizations. PATMOS 2013: 231-234 - [i1]Tomohiro Yoneda, José Flich Cardo, Jiang Xu, Michihiro Koibuchi:
Many-cores and On-chip Interconnects (NII Shonan Meeting 2013-8). NII Shonan Meet. Rep. 2013 (2013) - 2012
- [j28]José Flich, Scott Pakin, Craig B. Stunkel:
Special issue on Communication Architectures for Scalable Systems. J. Parallel Distributed Comput. 72(11): 1399-1400 (2012) - [j27]Francisco Triviño, José L. Sánchez, Francisco J. Alfaro, José Flich:
Network-on-Chip virtualization in Chip-Multiprocessor Systems. J. Syst. Archit. 58(3-4): 126-139 (2012) - [j26]Carles Hernández, Antoni Roca, Federico Silla, José Flich, José Duato:
On the Impact of Within-Die Process Variation in GALS-Based NoC Performance. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(2): 294-307 (2012) - [j25]José Flich, Tor Skeie, Andres Mejia, Olav Lysne, Pedro López, Antonio Robles, José Duato, Michihiro Koibuchi, Tomas Rokicki, José Carlos Sancho:
A Survey and Evaluation of Topology-Agnostic Deterministic Routing Algorithms. IEEE Trans. Parallel Distributed Syst. 23(3): 405-425 (2012) - [c89]Mario Lodde, José Flich, Manuel E. Acacio:
Dynamic Last-Level Cache Allocation to Reduce Area and Power Overhead in Directory Coherence Protocols. Euro-Par 2012: 206-218 - [c88]Albert Esteve, María Soler, María Engracia Gómez, Antonio Robles, José Flich:
Detecting Sharing Patterns in Industrial Parallel Applications for Embedded Heterogeneous Multicore Systems. Euro-Par Workshops 2012: 317-326 - [c87]Antoni Roca, José Flich, Giorgos Dimitrakopoulos:
DESA: Distributed Elastic Switch Architecture for efficient networks-on-FPGAS. FPL 2012: 394-399 - [c86]Mario Lodde, Toni Roca, José Flich:
Heterogeneous network design for effective support of invalidation-based coherency protocols. INA-OCMC@HiPEAC 2012: 1-4 - [c85]Alessandro Strano, Davide Bertozzi, Federico Angiolini, Leonardo Di G. Gregorio, Frank Olaf Sem-Jacobsen, Vladimir Todorov, José Flich, José Silla, Tobias Bjerregaard:
Quest for the ultimate network-on-chip: the NaNoC project. INA-OCMC@HiPEAC 2012: 43-46 - [c84]Antoni Roca, Carles Hernández, José Flich, Federico Silla, José Duato:
Enabling High-Performance Crossbars through a Floorplan-Aware Design. ICPP 2012: 269-278 - [c83]José Flich, Scott Pakin, Craig B. Stunkel:
CASS Introduction. IPDPS Workshops 2012: 894-895 - [c82]Mario Lodde, José Flich, Manuel E. Acacio:
Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support. NOCS 2012: 59-66 - [c81]Qiaoyan Yu, José Cano, José Flich, Paul Ampadu:
Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip. NOCS 2012: 169-176 - [c80]Francisco Triviño, José L. Sánchez, Francisco José Alfaro, José Flich:
Exploring NoC Virtualization Alternatives in CMPs. PDP 2012: 473-482 - [c79]Alessandro Strano, Davide Bertozzi, Francisco Triviño, José L. Sánchez, Francisco J. Alfaro, José Flich:
OSR-Lite: Fast and deadlock-free NoC reconfiguration framework. ICSAMOS 2012: 86-95 - 2011
- [j24]Carles Hernández, Antoni Roca, José Flich, Federico Silla, José Duato:
Fault-Tolerant Vertical Link Design for Effective 3D Stacking. IEEE Comput. Archit. Lett. 10(2): 41-44 (2011) - [j23]Jesús Escudero-Sahuquillo, Pedro Javier García, Francisco J. Quiles, José Flich, José Duato:
Cost-effective queue schemes for reducing head-of-line blocking in fat-trees. Concurr. Comput. Pract. Exp. 23(17): 2235-2248 (2011) - [j22]Rafael Tornero, Juan Manuel Orduña, Andres Mejia, José Flich, José Duato:
A Communication-Driven Routing Technique for Application-Specific NoCs. Int. J. Parallel Program. 39(3): 357-374 (2011) - [j21]Carles Hernández, Antoni Roca, José Flich, Federico Silla, José Duato:
Characterizing the impact of process variation on 45 nm NoC-based CMPs. J. Parallel Distributed Comput. 71(5): 651-663 (2011) - [j20]Jesús Escudero-Sahuquillo, Pedro Javier García, Francisco J. Quiles, José Flich, José Duato:
OBQA: Smart and cost-efficient queue scheme for Head-of-Line blocking elimination in fat-trees. J. Parallel Distributed Comput. 71(11): 1460-1472 (2011) - [j19]Francisco Triviño, José L. Sánchez, Francisco José Alfaro, José Flich:
Virtualizing network-on-chip resources in chip-multiprocessors. Microprocess. Microsystems 35(2): 230-245 (2011) - [j18]Antoni Roca, José Flich, Federico Silla, José Duato:
A low-latency modular switch for CMP systems. Microprocess. Microsystems 35(8): 742-754 (2011) - [j17]Samuel Rodrigo, José Flich, Antoni Roca, Simone Medardoni, Davide Bertozzi, Jesús Camacho Villanueva, Federico Silla, José Duato:
Cost-Efficient On-Chip Routing Implementations for CMP and MPSoC Systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(4): 534-547 (2011) - [c78]Jesús Camacho Villanueva, José Flich:
HPC-Mesh: A Homogeneous Parallel Concentrated Mesh for Fault-Tolerance and Energy Savings. ANCS 2011: 69-80 - [c77]Jesús Camacho Villanueva, José Flich, José Duato, Hans Eberle, Wladek Olesinski:
Towards an Efficient NoC Topology through Multiple Injection Ports. DSD 2011: 165-172 - [c76]Francisco Triviño, Francisco José Alfaro, José L. Sánchez, José Flich:
A fast centralized computation routing algorithm for self-configuring NoC systems. HiPC 2011: 1-10 - [c75]J. Camacho, José Flich, José Duato, Hans Eberle, Wladek Olesinski:
A power-efficient network on-chip topology. INA-OCMC@HiPEAC 2011: 23-26 - [c74]Antoni Roca, Carles Hernández, José Flich, Federico Silla, José Duato:
A Distributed Switch Architecture for On-Chip Networks. ICPP 2011: 21-30 - [c73]