default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIEEE Transactions on Circuits and Systems - Part I: Regular Papers, Volume 61-I
Volume 61-I, Number 1, January 2014
- Shanthi Pavan:
Incoming Editorial. 1 - Xu Zhang, Ming Liu, Bo Wang, Hong Chen, Zhihua Wang:
A Wide Measurement Range and Fast Update Rate Integrated Interface for Capacitive Sensors Array. 2-11 - Masoud Ensafdaran, Won Namgoong:
Switched Current Integrating Sampler for Time Interleaved ADCs. 12-25 - Giovanni Marucci, Salvatore Levantino
, Paolo Maffezzoni, Carlo Samori:
Analysis and Design of Low-Jitter Digital Bang-Bang Phase-Locked Loops. 26-36 - Shinichi Hori, Noriaki Matsuno, Tadashi Maeda, Hikaru Hida:
Low-Power Widely Tunable Gm-C Filter Employing an Adaptive DC-blocking, Triode-Biased MOSFET Transconductor. 37-47 - Zhe Gao, John C. Liobe, Mark F. Bocko, Zeljko Ignjatovic:
Indirect-Feedback Sigma-Delta Image Sensors: Theory, Modeling and Design. 48-60 - Paul P. Sotiriadis, Natalia Miliou:
Single-Bit Digital Frequency Synthesis via Dithered Nyquist-Rate Sinewave Quantization. 61-73 - Kwanyeob Chae, Saibal Mukhopadhyay:
A Dynamic Timing Error Prevention Technique in Pipelines With Time Borrowing and Clock Stretching. 74-83 - Skyler Weaver, Benjamin P. Hershberg, Un-Ku Moon:
Digitally Synthesized Stochastic Flash ADC Using Only Standard Digital Cells. 84-91 - Bing Li, Kong-Pang Pun:
A High Image-Rejection SC Quadrature Bandpass DSM for Low-IF Receivers. 92-105 - Ikbal Ali, B. N. Biswas, Sudhabindu Ray:
Improved Closed Form Large Injection Perturbation Analytical Model on the Output Spectrum of Unlocked Driven Oscillator - Part I: Phase Perturbation. 106-119 - Basant K. Mohanty, Pramod Kumar Meher, Somaya Al-Máadeed, Abbes Amira:
Memory Footprint Reduction for Power-Efficient Realization of 2-D Finite Impulse Response Filters. 120-133 - Piotr Zbigniew Wieczorek, Krzysztof Golofit:
Dual-Metastability Time-Competitive True Random Number Generator. 134-145 - Youngsoo Shin, Insup Shin, Donkyu Baek, Duckhwan Kim, Seungwhun Paik:
HAPL: Heterogeneous Array of Programmable Logic Using Selective Mask Patterning. 146-159 - Pierce I-Jen Chuang, Manoj Sachdev, Vincent C. Gaudet:
A 167-ps 2.34-mW Single-Cycle 64-Bit Binary Tree Comparator With Constant-Delay Logic in 65-nm CMOS. 160-171 - Keshab K. Parhi, Manohar Ayinala:
Low-Complexity Welch Power Spectral Density Computation. 172-182 - Mehmet Tamer Ozgun, Murat Torlak:
Effects of Random Delay Errors in Continuous-Time Semi-Digital Transversal Filters. 183-190 - Juuso Alhava, Markku Renfors:
Recursive Algorithms for Modulated and Extended Lapped Transforms. 191-201 - Chia-Yu Yao, Wei-Chun Hsia, Yung-Hsiang Ho:
Designing Hardware-Efficient Fixed-Point FIR Filters in an Expanding Subexpression Space. 202-212 - Seok Kim, Youngkyun Jeong, Mira Lee, Kee-Won Kwon, Jung-Hoon Chun:
A 5.2-Gb/s Low-Swing Voltage-Mode Transmitter With an AC-/DC-Coupled Equalizer and a Voltage Offset Generator. 213-225 - Johan Löfgren, Liang Liu, Ove Edfors, Peter Nilsson:
Improved Matching-Pursuit Implementation for LTE Channel Estimation. 226-237 - Pieter A. J. Nuyts, Patrick Reynaert, Wim Dehaene:
Frequency-Domain Analysis of Digital PWM-Based RF Modulators for Flexible Wireless Transmitters. 238-246 - Raul Onet, Marius Neag, István Kovács, Marina Dana Topa, Saul Rodriguez, Ana Rusu:
Compact Variable Gain Amplifier for a Multistandard WLAN/WiMAX/LTE Receiver. 247-257 - Pere Palà-Schönwälder, Jordi Bonet-Dalmau, F. Xavier Moncunill-Geniz, Francisco del Águìla-López, M. Rosa Giralt-Mas:
A Superregenerative QPSK Receiver. 258-265 - David Murphy, Ahmad Mirzaei, Hooman Darabi, Mau-Chung Frank Chang, Asad A. Abidi:
An LTV Analysis of the Frequency Translational Noise-Cancelling Receiver. 266-279 - Long Chen, Yixiao Wang, Chuan Wang, Jiayi Wang, Congyin Shi, Xuankai Weng, Le Ye, Junhua Liu, Huailin Liao, Yangyuan Wang:
A 4.2 mm2 72 mW Multistandard Direct-Conversion DTV Tuner in 65 nm CMOS. 280-292 - Xin Fu, Dylan T. Bespalko, Slim Boumaiza:
Novel Dual-Band Matching Network for Effective Design of Concurrent Dual-Band Power Amplifiers. 293-301 - Robert W. Santucci, Mahesh K. Banavar, Cihan Tepedelenlioglu, Andreas Spanias:
Energy-Efficient Distributed Estimation by Utilizing a Nonlinear Amplifier. 302-311 - Arash Nejadpak, Farzad Tahami:
Stabilizing Controller Design for Quasi-Resonant Converters Described by a Class of Piecewise Linear Models. 312-323
Volume 61-I, Number 2, February 2014
- Kwang-Jin Koh, Seyed Yahya Mortazavi:
Finite Delay Response Harmonic Filters. 325-336 - Bo Wang, Man Kay Law, Amine Bermak, Howard C. Luong:
A Passive RFID Tag Embedded Temperature Sensor With Improved Process Spreads Immunity for a -30°C to 60°C Sensing Range. 337-346 - Marcio Bender Machado, Márcio Cherem Schneider, Carlos Galup-Montoro:
On the Minimum Supply Voltage for MOSFET Oscillators. 347-357 - Ali Fazli Yeknami, Fahad Qazi, Atila Alvandpour:
Low-Power DT ΔΣ Modulators Using SC Passive Filters in 65 nm CMOS. 358-370 - Amr Suleiman, Ranko Sredojevic, Vladimir Stojanovic:
Model Predictive Control Equalization for High-Speed I/O Links. 371-381 - Chao Sun, Kousuke Miyaji, Koh Johguchi, Ken Takeuchi:
A High Performance and Energy-Efficient Cold Data Eviction Algorithm for 3D-TSV Hybrid ReRAM/MLC NAND SSD. 382-392 - Vehbi Calayir, Dmitri E. Nikonov, Sasikanth Manipatruni, Ian A. Young:
Static and Clocked Spintronic Circuit Design and Simulation With Performance Analysis Relative to CMOS. 393-406 - Muhammed S. Khairy, Amin Khajeh, Ahmed M. Eltawil, Fadi J. Kurdahi:
Equi-Noise: A Statistical Model That Combines Embedded Memory Failures and Channel Noise. 407-419 - Yanan Sun, Volkan Kursun:
Carbon Nanotubes Blowing New Life Into NP Dynamic CMOS Circuits. 420-428 - Massimo Alioto, Simone Bongiovanni, Milena Djukanovic, Giuseppe Scotti, Alessandro Trifiletti:
Effectiveness of Leakage Power Analysis Attacks on DPA-Resistant Logic Styles Under Process Variations. 429-442 - Weisheng Zhao, Mathieu Moreau, Erya Deng, Yue Zhang, Jean-Michel Portal, Jacques-Olivier Klein, Marc Bocquet, Hassen Aziza, Damien Deleruyelle, Christophe Muller, Damien Querlioz, Nesrine Ben Romdhane, Dafine Ravelosona, Claude Chappert:
Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories. 443-454 - Yu Pan, Pramod Kumar Meher:
Bit-Level Optimization of Adder-Trees for Multiple Constant Multiplications for Efficient FIR Filter Implementation. 455-462 - Yu-Jui Chen, Cheng-Wen Wei, Yi FanChiang, Yi-Le Meng, Yi-Cheng Huang, Shyh-Jye Jou:
Neuromorphic Pitch Based Noise Reduction for Monosyllable Hearing Aid System Application. 463-475 - Junyoung Park, Injoon Hong, Gyeonghoon Kim, Byeong-Gyu Nam, Hoi-Jun Yoo:
Intelligent Network-on-Chip With Online Reinforcement Learning for Portable HD Object Recognition Processor. 476-484 - Nuray At, Jean-Luc Beuchat, Eiji Okamoto, Ismail San, Teppei Yamazaki:
Compact Hardware Implementations of ChaCha, BLAKE, Threefish, and Skein on FPGA. 485-498 - Guanghui Wen, Zhisheng Duan, Guanrong Chen, Wenwu Yu:
Consensus Tracking of Multi-Agent Systems With Lipschitz-Type Node Dynamics and Switching Topologies. 499-511 - Sergio Sancho, Almudena Suárez:
Frequency-Domain Analysis of the Periodically-Forced Josephson-Junction Circuit. 512-521 - Aleksandra Bogojeska, Miroslav Mirchev, Igor Mishkovski, Ljupco Kocarev:
Synchronization and Consensus in State-Dependent Networks. 522-529 - Francisco J. Escribano, Alexandre Wagemakers, Miguel A. F. Sanjuán:
Chaos-Based Turbo Systems in Fading Channels. 530-541 - Xuyang Lou, Johan A. K. Suykens:
Hybrid Coupled Local Minimizers. 542-551 - Wenhua Chen, Silong Zhang, You-Jiang Liu, Yucheng Liu, Fadhel M. Ghannouchi:
A Concurrent Dual-Band Uneven Doherty Power Amplifier with Frequency-Dependent Input Power Division. 552-561 - Donggu Im, Ilku Nam:
A Wideband Digital TV Receiver Front-End With Noise and Distortion Cancellation. 562-572 - Kwang-Jin Koh, Seyed Yahya Mortazavi, Sadia Afroz:
Time Interleaved RF Carrier Modulations and Demodulations. 573-586 - Eric Rebeiz, Fang-Li Yuan, Paulo Urriza, Dejan Markovic, Danijela Cabric:
Energy-Efficient Processor for Blind Signal Classification in Cognitive Radio Networks. 587-599 - Abdullah Eroglu:
Non-Invasive Quadrature Modulator Balancing Method to Optimize Image Band Rejection. 600-612 - Meng-Yuan Huang, Pei-Yun Tsai:
Toward Multi-Gigabit Wireless: Design of High-Throughput MIMO Detectors With Hardware-Efficient Architecture. 613-624 - Chenchang Zhan, Wing-Hung Ki:
Analysis and Design of Output-Capacitor-Free Low-Dropout Regulators With Low Quiescent Current and High Power Supply Rejection. 625-636 - Zhenyu Shan, Chi K. Tse, Siew-Chong Tan:
Pre-Energized Auxiliary Circuits for Very Fast Transient Loads: Coping With Load-Informed Power Management for Computer Loads. 637-648
Volume 61-I, Number 3, March 2014
- Mauricio Pardo, Farrokh Ayazi:
A Band-Reject Nested-PLL Clock Cleaner Using a Tunable MEMS Oscillator. 653-662 - Alfio Dario Grasso, Davide Marano, Fermin Esparza-Alfaro, Antonio J. López-Martín, Gaetano Palumbo, Salvatore Pennisi:
Self-Biased Dual-Path Push-Pull Output Buffer Amplifier for LCD Column Drivers. 663-670 - Stepan Sutula, Jofre Pallares Cuxart, Javier Gonzalo-Ruiz, Francesc Xavier Munoz-Pascual, Lluís Terés, Francisco Serra-Graells:
A 25-µW All-MOS Potentiostatic Delta-Sigma ADC for Smart Electrochemical Sensors. 671-679 - Yutao Liu, Yizhi Han, Woogeun Rhee, Tae-Young Oh, Zhihua Wang:
A PSRR Enhancing Method for GRO TDC Based Clock Generation Systems. 680-688 - Joel Gak, Matías R. Miguez, Alfredo Arnaud:
Nanopower OTAs With Improved Linearity and Low Input Offset Using Bulk Degeneration. 689-698 - Wei Fei, Hao Yu, Haipeng Fu, Junyan Ren, Kiat Seng Yeo:
Design and Analysis of Wide Frequency-Tuning-Range CMOS 60 GHz VCO by Switching Inductor Loaded Transformer. 699-711 - Ülkühan Güler, Günhan Dündar:
Modeling CMOS Ring Oscillator Performance as a Randomness Source. 712-724 - Manuel Medeiros Silva, Luís B. Oliveira:
Regulated Common-Gate Transimpedance Amplifier Designed to Operate With a Silicon Photo-Multiplier at the Input. 725-735 - Milton Ernesto Romero Romero, Evandro Mazina Martins, Ricardo Ribeiro dos Santos, Mario Enrique Duarte Gonzalez:
Universal Set of CMOS Gates for the Synthesis of Multiple Valued Logic Digital Circuits. 736-749 - Marco Crepaldi, Silvia Macis, Paolo Motto Ros, Danilo Demarchi:
A 0.07 mm2 Asynchronous Logic CMOS Pulsed Receiver Based on Radio Events Self-Synchronization. 750-763 - Wei Jing Xu, Ya Jun Yu, Håkan Johansson:
Improved Filter Bank Approach for the Design of Variable Bandedge and Fractional Delay Filters. 764-777 - Pramod Kumar Meher, Sang Yoon Park:
Critical-Path Analysis and Low-Complexity Implementation of the LMS Adaptive Algorithm. 778-788 - Shi Yan, Li Xu, Qinglin Zhao, Yafei Tian:
Elementary Operation Approach to Order Reduction for Roesser State-Space Model of Multidimensional Systems. 789-802 - Youneng Ma, Jinhua Yu, Yuanyuan Wang:
An Easy Pure Algebraic Method for Partial Fraction Expansion of Rational Functions With Multiple High-Order Poles. 803-810 - Miroslav Mirchev, Lasko Basnarkov, Fernando Corinto, Ljupco Kocarev:
Cooperative Phenomena in Networks of Oscillators With Non-Identical Interactions and Dynamics. 811-819 - Paul Merolla, John V. Arthur, Rodrigo Alvarez-Icaza, Jean-Marie Bussat, Kwabena Boahen:
A Multicast Tree Router for Multichip Neuromorphic Systems. 820-833 - Brian B. Johnson, Sairaj V. Dhople, Abdullah O. Hamadeh, Philip T. Krein:
Synchronization of Nonlinear Oscillators in an LTI Electrical Power Network. 834-844 - Hongyan Jia, Zengqiang Chen, Guoyuan Qi:
Chaotic Characteristics Analysis and Circuit Implementation for a Fractional-Order System. 845-853 - Chaowen Shen, Simin Yu, Jinhu Lu, Guanrong Chen:
A Systematic Methodology for Constructing Hyperchaotic Systems With Multiple Positive Lyapunov Exponents and Circuit Implementation. 854-864 - Naoya Onizawa, Shoun Matsunaga, Vincent C. Gaudet, Warren J. Gross, Takahiro Hanyu:
High-Throughput Low-Energy Self-Timed CAM Based on Reordered Overlapped Search Mechanism. 865-876 - Peyman Nazari, Byung-Kwan Chun, Fred Tzeng, Payam Heydari:
Polar Quantizer for Wireless Receivers: Theory, Analysis, and CMOS Implementation. 877-887 - Xiaole Fang, Benjamin Wetzel, Jean-Marc Merolla, John M. Dudley, Laurent Larger, Christophe Guyeux, Jacques M. Bahi:
Noise and Chaos Contributions in Fast Random Bit Sequence Generated From Broadband Optoelectronic Entropy Sources. 888-901 - Umar Azad, Yuanxun Ethan Wang:
Direct Antenna Modulation (DAM) for Enhanced Capacity Performance of Near-Field Communication (NFC) Link. 902-910 - Wei-Chung Chen, Da-Long Ming, Yi-Ping Su, Yu-Huei Lee, Ke-Horng Chen:
A Wide Load Range and High Efficiency Switched-Capacitor DC-DC Converter With Pseudo-Clock Controlled Load-dependent Frequency. 911-921 - Chung-Chieh Fang:
Asymmetric Instability Conditions for Peak and Valley Current Programmed Converters at Light Loading. 922-929 - Zhenyu Shan, Chi K. Tse, Siew-Chong Tan:
Classification of Auxiliary Circuit Schemes for Feeding Fast Load Transients in Switching Power Supplies. 930-942 - Xiaozhe Wang, Hsiao-Dong Chiang:
Analytical Studies of Quasi Steady-State Model in Power System Long-Term Stability Analysis. 943-956 - Hsin-Liang Chen, Po-Sheng Chen, Jen-Shiun Chiang:
Correction to "A Low-Offset Low-Noise Sigma-Delta Modulator With Pseudorandom Chopper-Stabilization Technique". 957
Volume 61-I, Number 4, April 2014
- Ajay Kapoor, Cas Groot, Gerard Villar Pique, Hamed Fatemi, Juan Diego Echeverri, Leo Sevat, Maarten Vertregt, Maurice Meijer, Vibhu Sharma, Yu Pu, José Pineda de Gyvez:
Digital Systems Power Management for High Performance Mixed Signal Platforms. 961-975 - Xiuqin Wei, Tomoharu Nagashima, Marian K. Kazimierczuk, Hiroo Sekiya, Tadashi Suetsugu:
Analysis and Design of Class-𝔼𝕄 Power Amplifier. 976-986 - Mohsen Hayati, Ali Lotfi, Marian K. Kazimierczuk, Hiroo Sekiya:
Modeling and Analysis of Class-E Amplifier With a Shunt Inductor at Sub-Nominal Operation for Any Duty Ratio. 987-1000 - Haiqi Liu, Yanbo Wang, Changxi Xu, Xinqing Chen, Lei Lin, Yue Yu, Wei Wang, Amit Majumder, Gene Chui, Dave Brown, Al Fang:
A 5-Gb/s Serial-Link Redriver With Adaptive Equalizer and Transmitter Swing Enhancement. 1001-1011 - Diego E. Crivelli, Mario Rafael Hueda, Hugo S. Carrer, Martin Del Barco, Ramiro R. Lopez, Pablo Gianni, Jorge M. Finochietto, Norman Swenson, Paul Voois, Oscar E. Agazzi:
Architecture of a Single-Chip 50 Gb/s DP-QPSK/BPSK Transceiver With Electronic Dispersion Compensation for Coherent Optical Channels. 1012-1025 - Bill Ma, Fengqi Yu:
A Novel 1.2-V 4.5-ppm/°C Curvature-Compensated CMOS Bandgap Reference. 1026-1035 - Giorgio Maiellaro, Egidio Ragonese, Romain Gwoziecki, Stéphanie Jacobs, Nenad Marjanovic, Marek Chrapa, Jurg Schleuniger, Giuseppe Palmisano:
Ambient Light Organic Sensor in a Printed Complementary Organic TFT Technology on Flexible Plastic Foil. 1036-1043 - Paolo Maffezzoni, Zheng Zhang, Luca Daniel:
A Study of Deterministic Jitter in Crystal Oscillators. 1044-1054 - Binboga Siddik Yarman, Ramazan Köprü, Narendra Kumar, Chacko Prakash:
High Precision Synthesis of a Richards Immittance Via Parametric Approach. 1055-1067 - Wei Wang, James F. Buckwalter:
A 10-Gb/s, 107-mW Double-Edge Pulsewidth Modulation Transceiver. 1068-1080 - Zhiyi Yu, Ruijin Xiao, Kaidi You, Heng Quan, Peng Ou, Zheng Yu, Maofei He, Jiajie Zhang, Yan Ying, Haofan Yang, Jun Han, Xu Cheng, Zhang Zhang, Ming-e Jing, Xiaoyang Zeng:
A 16-Core Processor With Shared-Memory and Message-Passing Communications. 1081-1094 - Shlomo Greenberg, Joseph Rabinowicz, Ron Tsechanski, Eugene Paperno:
Selective State Retention Power Gating Based on Gate-Level Analysis. 1095-1104 - Mohammed Shoaib, Kyong-Ho Lee, Niraj K. Jha, Naveen Verma:
A 0.6-107 µW Energy-Scalable Processor for Directly Analyzing Compressively-Sensed EEG. 1105-1118 - Shuhei Tanakamaru, Masafumi Doi, Ken Takeuchi:
NAND Flash Memory/ReRAM Hybrid Unified Solid-State-Storage Architecture. 1119-1132 - Kostas Tsoumanis, Sotirios Xydis, Constantinos Efstathiou, Nikolaos Moschopoulos, Kiamal Z. Pekmestzi:
An Optimized Modified Booth Recoder for Efficient Design of the Add-Multiply Operator. 1133-1143 - Reza Azarderakhsh, Kimmo U. Järvinen, Mehran Mozaffari Kermani:
Efficient Algorithm and Architecture for Elliptic Curve Cryptography for Extremely Constrained Secure Applications. 1144-1155 - Dimitrios Schinianakis, Thanos Stouraitis:
Multifunction Residue Architectures for Cryptography. 1156-1169 - Yin-Tsung Hwang, Wei-Da Chen, Cheng-Ru Hong:
A Low Complexity Geometric Mean Decomposition Computing Scheme and Its High Throughput VLSI Implementation. 1170-1182 - Wenjun Xiong, Wenwu Yu, Jinhu Lu, Xinghuo Yu:
Fuzzy Modelling and Consensus of Nonlinear Multiagent Systems With Variable Structure. 1183-1191 - Mark Bradley, Eduard Alarcón, Orla Feely:
Design-Oriented Analysis of Quantization-Induced Limit Cycles in a Multiple-Sampled Digitally Controlled Buck Converter. 1192-1205 - Shaghayegh Gomar, Arash Ahmadi:
Digital Multiplierless Implementation of Biological Adaptive-Exponential Neuron Model. 1206-1219 - Wenbing Zhang, Yang Tang, Xiaotai Wu, Jian-An Fang:
Synchronization of Nonlinear Dynamical Networks With Heterogeneous Impulses. 1220-1228 - Ahmed Mohamed Mahmoud Mohamed, Slim Boumaiza, Raafat R. Mansour:
Electronically Tunable Doherty Power Amplifier for Multi-Mode Multi-Band Base Stations. 1229-1240 - Bo Yuan, Keshab K. Parhi:
Low-Latency Successive-Cancellation Polar Decoder Architectures Using 2-Bit Decoding. 1241-1254 - Behrooz Nakhkoob, Mona Mostafa Hella:
A 5-Gb/s Noise Optimized Receiver Using a Switched TIA for Wireless Optical Communications. 1255-1268 - Chia-Yu Yao, Wei-Chun Hsia:
A -21.2-dBm Dual-Channel UHF Passive CMOS RFID Tag Design. 1269-1279 - Amirhossein Alimohammad, Saeed Fouladi Fard:
A Compact Architecture for Simulation of Spatio-Temporally Correlated MIMO Fading Channels. 1280-1288 - Simon Effler, Mark Halton, James Mooney, Karl Rinne:
Scalable Digital Power Controller With Phase Alignment and Frequency Synchronization. 1289-1297
Volume 61-I, Number 5, May 2014
- Yong Lian, Sergios Theodoridis, George Yuan, Shanthi Pavan:
Guest Editorial Special Section on the 2013 IEEE International Symposium on Circuits and Systems (ISCAS 2013). 1301-1303 - Xiao Liang Tan, Kuan Chuang Koay, Sau Siong Chong, Pak Kwong Chan:
A FVF LDO Regulator With Dual-Summed Miller Frequency Compensation for Wide Load Capacitance Range Applications. 1304-1312